Texas Instruments DS90UR906QSQ/NOPB
- Part No.:
- DS90UR906QSQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 60-WFQFN Exposed Pad
- Datasheet:
-
DS90UR906QSQ/NOPB.pdf
- Description:
- IC DESERIALIZER 1.82GBPS 60WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,678
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR906QSQ/NOPB from Texas Instruments is an automotive-grade FPD-Link II deserializer IC that recovers 24-bit RGB video, HS/VS/DE control signals, and embedded pixel clock from a single AC-coupled differential serial stream. It operates at 5–65 MHz PCLK (140 Mbps–1.82 Gbps), supports up to 10 m STP cable, and delivers real-time LOCK status reporting. Used in automotive navigation and infotainment displays.
For engineers reviewing the DS90UR906QSQ/NOPB datasheet, DS90UR906QSQ/NOPB pinout, DS90UR906QSQ/NOPB application, or DS90UR906QSQ/NOPB equivalent, key selection criteria include AEC-Q100 Grade 2 qualification, 1.8 V/3.3 V LVCMOS I/O compatibility, integrated receiver equalization, spread-spectrum clocking support, and lock-detection capability without reference clock or training sequence.
Technical Context
The DS90UR906QSQ/NOPB implements a PLL-based clock recovery architecture with no external reference clock required, achieving fast random-data lock via adaptive equalization on the RIN± inputs. Its internal DC-balanced decoding enables robust AC-coupled operation over STP cables.
It features configurable output slew control (OS_PCLK/OS_DATA), programmable SSCG range (SSC[3:0]), and strap-selectable receiver equalization (EQ[3:0]) and bit mapping (MAP_SEL[1:0]). The LOCK pin provides real-time link integrity monitoring, while PASS reports BIST error status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 5–65 MHz - supports QVGA to XGA resolution video timing with precise pixel clock recovery |
| Data Rate | 140 Mbps to 1.82 Gbps - enables full 24-bit color (RGB888) transmission over single-pair FPD-Link II |
| Supply Voltage | VDDIO = 1.8 V ±5% or 3.3 V ±10% - allows direct interfacing with diverse host processor I/O domains |
| Operating Temp | –40°C to +105°C - meets AEC-Q100 Grade 2 for under-hood and dashboard automotive environments |
| ESD Rating | >8 kV HBM, ISO 10605 - ensures robustness against electrostatic discharge in vehicle assembly and service |
| Input Equalization | Adjustable via EQ[3:0] straps - compensates for high-frequency loss in long STP cables up to 10 m |
| Output Slew Control | OS_PCLK and OS_DATA straps - reduces EMI by tuning edge rates on parallel RGB/HS/VS/DE outputs |
Pinout & Package
DS90UR906QSQ/NOPB uses a 60-pin WQFN package (9.00 mm × 9.00 mm) with exposed thermal pad (DAP = GND). Pin functions are validated per TI SNLS313I Rev I datasheet, including dedicated strap pins for configuration at power-up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R[7:0], G[7:0], B[7:0] | LVCMOS RGB data outputs | 24-bit parallel video bus; output state in power-down controlled by OSS_SEL strap |
| HS, VS, DE, PCLK | LVCMOS video control outputs | Synchronized to recovered clock; strobe edge selectable via RFB strap |
| LOCK | Real-time link status indicator | Active-high when PLL locked; used for system readiness signaling and fault detection |
| PASS | BIST result indicator | Active-high when BIST detects zero errors; routed to test point for production validation |
| RIN+, RIN− | Differential serial input pair | AC-coupled LVDS inputs requiring 100 nF capacitors; support up to 10 m STP interconnect |
| CONFIG[1:0] | Mode selection straps | Set interface compatibility (e.g., CONFIG[1:0]=00/01 for DS90UR905Q-Q1 serializer) |
| EQ[3:0] | Receiver equalization control | Four-level analog equalization adjustment to compensate for cable attenuation |
| SSC[3:0] | Spread-spectrum clock range select | Defines modulation depth/frequency for EMI reduction on parallel outputs |
Key Features
| Feature | Design Value |
|---|---|
| Fast random-data lock | Recovers clock and data without training sequence or reference clock - simplifies system boot and improves display startup time |
| Integrated receiver equalization | Four-level strap-controlled EQ[3:0] - maintains signal integrity over 10 m STP cables without external components |
| Real-time LOCK reporting | Dedicated open-drain LVCMOS LOCK pin - enables hardware-level link health monitoring and fail-safe display control |
| Configurable output slew | Separate OS_PCLK and OS_DATA straps - independently tune edge rates to meet EMI limits for clock vs. data buses |
| SSCG support | Hardware-selectable SSC[3:0] range - reduces radiated emissions on parallel RGB outputs without software overhead |
Applications
| Automotive Navigation Display | Automotive Infotainment Display |
|---|---|
Use Scenario: High-resolution map rendering and turn-by-turn guidance in instrument cluster or center console. IC Role / Device Role / Timing Role: Deserializes video from graphics processor over FPD-Link II to drive TFT LCD panel with precise pixel timing. Use Value: Enables compact, lightweight cabling between ECU and display module while maintaining AEC-Q100 reliability and low EMI. | Use Scenario: Multi-source video playback (Bluetooth audio UI, rear camera feed, media streaming) on central touchscreen. IC Role / Device Role / Timing Role: Recovers embedded clock and RGB888 video from serializer, synchronizing HS/VS/DE for seamless frame updates. Use Value: Supports dynamic resolution switching and low-latency video transport with LOCK-driven system readiness signaling. |
| Advanced Driver Assistance System (ADAS) HUD | Digital Instrument Cluster |
Use Scenario: Projection of speed, ADAS alerts, and navigation cues onto windshield via head-up display. IC Role / Device Role / Timing Role: Converts serialized graphics data into timing-accurate parallel RGB for DMD or LCoS microdisplay driver. Use Value: Delivers jitter-free pixel clock and stable DE/HS/VS to ensure crisp, flicker-free projection with minimal latency. | Use Scenario: Real-time rendering of vehicle metrics (RPM, speed, battery, warnings) on high-brightness TFT gauge cluster. IC Role / Device Role / Timing Role: Receives video from MCU or GPU over FPD-Link II and drives segmented or full-graphic LCD with precise PCLK alignment. Use Value: Guarantees deterministic display update timing and AEC-Q100-compliant operation across temperature extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR906QSQX/NOPB | Tape-and-reel variant with same electrical specs and pinout; identical WQFN-60 package | No functional difference; intended for automated SMT assembly | Select DS90UR906QSQX/NOPB for volume production requiring reel packaging |
| DS90UR907QSQ/NOPB | Higher-speed variant supporting up to 100 MHz PCLK (2.8 Gbps); adds GPIOs and enhanced BIST | Required for WXGA+ and dual-display configurations beyond DS90UR906QSQ/NOPB's 65 MHz limit | Choose DS90UR907QSQ/NOPB when higher bandwidth or additional control I/O is needed |
Compared with DS90UR906QSQ/NOPB, DS90UR906QSQX/NOPB offers identical performance in tape-and-reel format for SMT lines, while DS90UR907QSQ/NOPB extends bandwidth and feature set for next-generation automotive displays - both require no PCB redesign but differ in speed ceiling and I/O count.
Availability
DS90UR906QSQ/NOPB is available at Aetrix Electronics and suitable for automotive navigation, infotainment, and digital instrument cluster applications requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for DS90UR906QSQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and automotive electronics, with leadership in high-speed interface solutions.
The DS90UR906QSQ/NOPB belongs to TI's FPD-Link II serializer/deserializer product line, designed specifically for noise-immune, high-bandwidth video transport in automotive cockpit displays and ADAS systems.
FAQ
What is the maximum supported cable length for DS90UR906QSQ/NOPB?
The DS90UR906QSQ/NOPB supports AC-coupled STP interconnect cables up to 10 meters in length when paired with the DS90UR905Q-Q1 serializer. This is achieved through adjustable receiver equalization (EQ[3:0]) and optimized LVDS input sensitivity, enabling reliable operation at 65 MHz PCLK over standard automotive shielded twisted-pair cabling.
Does DS90UR906QSQ/NOPB require an external reference clock?
No, DS90UR906QSQ/NOPB does not require an external reference clock. It performs fully autonomous clock recovery from the incoming FPD-Link II serial stream using an internal PLL architecture. Lock acquisition occurs rapidly on random data without training sequences, and the LOCK pin provides real-time confirmation of stable synchronization.
How is the DS90UR906QSQ/NOPB configured for different serializer partners?
DS90UR906QSQ/NOPB uses CONFIG[1:0] strap pins to select compatibility mode: CONFIG[1:0]=00 or 01 enables interoperability with DS90UR905Q-Q1 (with/without control signal filtering), while 10/11 selects DS90UR241 or DS90C241. These settings determine register mapping, timing behavior, and handshake protocols - no firmware change is needed.
What power supply voltages does DS90UR906QSQ/NOPB support?
DS90UR906QSQ/NOPB supports dual-domain I/O: VDDIO accepts either 1.8 V ±5% or 3.3 V ±10%, allowing direct connection to host processors with either voltage level. Core supplies (VDDL, VDDPR, VDDIR, VDDCMLO, VDDR, VDDSC) all operate at 1.8 V ±5%, with strict monotonic ramp requirements (<1.5 ms) for reliable power-up sequencing.
Can DS90UR906QSQ/NOPB generate spread-spectrum clocking?
Yes, DS90UR906QSQ/NOPB supports hardware-configurable spread-spectrum clock generation (SSCG) on its parallel outputs. The SSC[3:0] strap pins select one of 16 modulation ranges, reducing peak radiated emissions without requiring software control - critical for meeting automotive EMC standards like CISPR 25 Class 5.
DS90UR906QSQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 60-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 1.82Gbps
- Input Type:
- FPD-Link II, LVDS
- Output Type:
- LVCMOS
- Number of Inputs:
- 1
- Number of Outputs:
- 24
- Voltage - Supply:
- 1.71V ~ 1.89V, 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 60-WQFN (9x9)
DS90UR906QSQ/NOPB FAQ
1.How can I place an order for DS90UR906QSQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR906QSQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR906QSQ/NOPB reliable?
The price and inventory of DS90UR906QSQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR906QSQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR906QSQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR906QSQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR906QSQ/NOPB?
DS90UR906QSQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR906QSQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR906QSQ/NOPB?
For technical support, including DS90UR906QSQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR906QSQ/NOPB requirements.
6.How does Aetrix verify that DS90UR906QSQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR906QSQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR906QSQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR906QSQ/NOPB?
All DS90UR906QSQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR906QSQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR906QSQ/NOPB part is unused and in its original packaging.
Return procedure for DS90UR906QSQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR906QSQ/NOPB Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

