Texas Instruments DS90UR916QSQ/NOPB
- Part No.:
- DS90UR916QSQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 60-WFQFN Exposed Pad
- Datasheet:
-
DS90UR916QSQ/NOPB.pdf
- Description:
- IC SER/DESER 60WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR916QSQ/NOPB from Texas Instruments is an automotive-grade FPD-Link II deserializer that recovers 24-bit RGB888 video, HS/VS/DE control signals, and pixel clock from a single AC-coupled differential pair at 5–65 MHz PCLK (140 Mbps–1.82 Gbps). It features white balance LUTs, adaptive Hi-FRC dithering, and real-time LOCK status reporting. Designed for in-vehicle display interfaces, it supports QVGA to XGA resolution displays with up to 10-meter STP cable.
For engineers reviewing the DS90UR916QSQ/NOPB datasheet, DS90UR916QSQ/NOPB pinout, DS90UR916QSQ/NOPB application, or DS90UR916QSQ/NOPB equivalent, key selection criteria include its AEC-Q100 Grade 2 qualification (−40°C to +105°C), LVCMOS I/O voltage flexibility (1.8 V or 3.3 V), integrated receiver equalization, SSCG support, and backward compatibility with DS90UR241 and DS90C241 serializers.
Technical Context
The DS90UR916QSQ/NOPB implements embedded-clock recovery without external reference clock or training sequences, achieving FAST Random Data Lock. Its DC-balanced decoding enables reliable AC-coupled interconnects over 10-meter STP cables. The internal PLL locks to incoming serial data across the full 5–65 MHz PCLK range, with lock time as low as 3 ms (no SSCG) or 6 ms (with SSCG at 65 MHz).
It integrates configurable image enhancement: dual-stage FRC dithering and programmable white balance LUTs. Output slew control (OS_PCLK/DATA), spread-spectrum clocking (SSCG), and adjustable input equalization (EQ[3:0]) allow system-level EMI and signal integrity tuning. The device operates with independent 1.8 V supply domains (VDDL, VDDIR, VDDR, VDDSC, VDDPR, VDDCMLO) and flexible 1.8 V/3.3 V LVCMOS I/O (VDDIO).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 5–65 MHz - Supports QVGA (5–15 MHz) through XGA (65 MHz) resolutions with scalable timing margin. |
| Data Rate | 140 Mbps–1.82 Gbps - Enables 24-bit color transmission over single differential pair, reducing PCB layer count and EMI. |
| Input Interface | LVDS differential (RIN+/RIN−) with AC coupling - Compatible with 100 Ω STP cabling up to 10 m; internal 100 Ω termination. |
| I/O Voltage | 1.8 V or 3.3 V LVCMOS - Dual-rail compatibility simplifies integration with diverse display controllers and FPGAs. |
| Operating Temp | −40°C to +105°C - AEC-Q100 Grade 2 qualified for automotive infotainment and instrument cluster applications. |
| ESD Rating | >8 kV HBM, ≥±10 kV ISO 10605 contact discharge on RIN+/RIN− - Robust protection for harsh vehicle environments. |
| Power Down Current | 5–50 µA (VDD), 10–100 µA (VDDIO) - Ultra-low quiescent current preserves battery life during display sleep modes. |
Pinout & Package
DS90UR916QSQ/NOPB is housed in a thermally enhanced 60-pin WQFN package (8 mm × 8 mm, 0.5 mm pitch) with exposed DAP ground pad requiring ≥9 thermal vias. Pin functions are validated per TI SNOSB46E datasheet Rev. April 2013.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R[7:0], G[7:0], B[7:0] | Parallel RGB data outputs | 24-bit LVCMOS video bus; tri-state controllable via PDB/OSS_SEL; inputs during power-up for strap configuration. |
| HS / VS / DE / PCLK | Video timing outputs | LVCMOS sync signals synchronized to recovered clock; pulse width and transition limits enforced per CONFIG[1:0] setting. |
| LOCK | Real-time link status | Active-high indicates stable PLL lock; used for display enable gating and system fault detection. |
| RIN+ / RIN− | Differential serial input | LVDS receiver inputs requiring 100 nF AC coupling; support 10-m STP with user-adjustable EQ[3:0]. |
| PDB | Power-down control | Active-high input; places outputs in tri-state or configured low state (OP_LOW), reduces supply current to µA range. |
| SCL / SDA | I²C-compatible control bus | Optional 2-wire interface for register configuration; supports standard/fast mode (100/400 kHz); open-drain with external pull-ups. |
| CONFIG[1:0] | Serializer compatibility strap | Selects protocol mode: DS90UR905 (00/01), DS90UR241 (10), or DS90C241 (11); determines control signal filtering behavior. |
Key Features
| Feature | Design Value |
|---|---|
| FAST Random Data Lock | Acquires lock without reference clock, training patterns, or SYNC characters-enables true plug-and-play video link startup. |
| White Balance LUTs | Programmable lookup tables correct color temperature drift across display panels and ambient conditions without host CPU intervention. |
| Adaptive Hi-FRC Dithering | Two-stage frame-rate control dithering enhances perceived 18-bit color depth on 24-bit interfaces, reducing panel cost and power. |
| Adjustable Input Equalization | EQ[3:0] straps select 5 receiver gain levels to compensate for high-frequency loss in long or lossy cables-extends reach beyond 10 m. |
| EMI Minimization | Output slew control (OS_PCLK/DATA), SSCG (±0.5% to ±2% deviation), and low-voltage LVCMOS outputs reduce radiated emissions by >10 dB. |
| Backward Compatibility | Supports legacy DS90UR241 and DS90C241 serializers via CONFIG[1:0] strapping-enables reuse of existing display modules in next-gen designs. |
Applications
| Automotive Navigation Display | Automotive Rear-Seat Entertainment |
|---|---|
|
Use Scenario: High-resolution map rendering and turn-by-turn guidance on TFT-LCD dash displays. IC Role / Device Role / Timing Role: Deserializes video from central graphics processor over lightweight coaxial or STP cable to instrument cluster. Use Value: Enables compact, EMI-robust connection with <140 ns latency and AEC-Q100 compliance for functional safety-critical UI. |
Use Scenario: Streaming HD video to rear-seat monitors in SUVs and minivans using existing wiring harnesses. IC Role / Device Role / Timing Role: Receives serialized video from head-unit over 8–10 m STP; reconstructs RGB888 + HS/VS/DE with jitter tolerance ≤0.9 UI. Use Value: Eliminates parallel RGB ribbon cables, reduces weight/cost, and maintains image fidelity via adaptive dithering and white balance. |
| Automotive Digital Instrument Cluster | Automotive Head-Up Display (HUD) |
|
Use Scenario: Driving data overlay (speed, warnings, ADAS alerts) on high-brightness TFT clusters with fast refresh. IC Role / Device Role / Timing Role: Converts serialized video from MCU/FPGA into precise parallel timing signals with <0.55 T hold time margin at 65 MHz. Use Value: Ensures glitch-free rendering under vibration and temperature extremes via LOCK monitoring and power-down recovery. |
Use Scenario: Projecting augmented reality navigation cues onto windshield via compact optical engine. IC Role / Device Role / Timing Role: Provides low-latency, low-jitter RGB interface to micro-display driver IC with strict setup/hold timing (tROS = 0.27T, tROH = 0.4T). Use Value: Maintains HUD image stability and registration accuracy using SSCG and output slew control to suppress EMI near sensitive sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR916QZQE/NOPB | Same die, 64-pin VQFN package (9 mm × 9 mm); identical electrical specs and pinout mapping except for NC pins. | Preferred for designs requiring larger thermal pad area or compatibility with legacy VQFN footprints. | Select DS90UR916QZQE/NOPB when board layout allows larger package or thermal requirements exceed WQFN capability. |
| DS90UR906QSQ/NOPB | Lower-speed variant (5–45 MHz PCLK); lacks SSCG, adaptive dithering, and some EQ settings; same 60-pin WQFN. | Targeted at cost-sensitive QVGA/SVGA automotive displays where XGA timing and advanced image enhancement are unnecessary. | Choose DS90UR906QSQ/NOPB only if PCLK ≤45 MHz and SSCG/dithering features are not required-reduces BOM cost by ~12%. |
Compared with DS90UR916QZQE/NOPB, the DS90UR916QSQ/NOPB offers identical functionality in a smaller 8 mm × 8 mm WQFN footprint ideal for space-constrained instrument clusters; versus DS90UR906QSQ/NOPB, it delivers extended 65 MHz operation, SSCG, and dual-stage dithering essential for high-resolution HUD and navigation displays.
Availability
DS90UR916QSQ/NOPB is available at Aetrix Electronics and suitable for automotive navigation displays, digital instrument clusters, rear-seat entertainment systems, and head-up displays requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS90UR916QSQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of automotive electronics experience.
The DS90UR916QSQ/NOPB belongs to TI's FPD-Link II serializer/deserializer product line, engineered specifically for high-reliability, low-EMI video transport in automotive cockpit displays and ADAS subsystems.
FAQ
What is the maximum cable length supported by DS90UR916QSQ/NOPB?
The DS90UR916QSQ/NOPB supports AC-coupled STP interconnect cables up to 10 meters in length when paired with the DS90UR905Q serializer. Performance depends on cable quality and equalization setting: EQ[3:0] straps allow compensation for higher loss, and actual reach may extend beyond 10 m with optimized 100 Ω shielded twisted-pair and proper grounding. DS90UR916QSQ/NOPB datasheet Figure 1 confirms 10 m as the validated specification.
Does DS90UR916QSQ/NOPB require an external reference clock?
No, DS90UR916QSQ/NOPB does not require an external reference clock. It performs embedded clock recovery directly from the incoming FPD-Link II serial stream using its internal PLL, enabling "FAST Random Data Lock" without training sequences or SYNC patterns. This eliminates clock distribution complexity and skew issues in automotive display systems. DS90UR916QSQ/NOPB achieves lock in as little as 3 ms at 5 MHz PCLK.
How does DS90UR916QSQ/NOPB handle video control signals (HS, VS, DE)?
DS90UR916QSQ/NOPB recovers HS, VS, and DE from the embedded FPD-Link II stream and outputs them as LVCMOS timing signals synchronized to the recovered PCLK. Pulse width and transition rate are constrained: e.g., HS requires ≥3 PCLKs when CONFIG[1:0]=01 (control filter enabled), and VS is limited to 1 transition per 130 PCLKs. These constraints ensure robust transmission of control data alongside high-speed RGB.
Can DS90UR916QSQ/NOPB operate with both 1.8 V and 3.3 V I/O supplies?
Yes, DS90UR916QSQ/NOPB supports dual-voltage LVCMOS I/O: VDDIO may be set to either 1.8 V ±5% or 3.3 V ±10%. DC specifications are guaranteed for both rails-e.g., VOH ≥2.4 V at 3.3 V, and VOH ≥VDDIO −0.45 V at 1.8 V. This allows direct interfacing with 1.8 V display drivers or 3.3 V FPGA I/O banks without level shifters. DS90UR916QSQ/NOPB datasheet Section 7.5 confirms both operating modes.
What is the purpose of the LOCK pin on DS90UR916QSQ/NOPB?
The LOCK pin on DS90UR916QSQ/NOPB is a real-time status indicator: LOCK = 1 signifies stable PLL lock and valid parallel outputs (RGB/HS/VS/DE/PCLK); LOCK = 0 indicates unlocked state, where outputs enter tri-state or low state per OSS_SEL/PDB configuration. It is used for display enable synchronization, system diagnostics, and fail-safe shutdown. DS90UR916QSQ/NOPB pin description Table 1 explicitly defines LOCK as "PLL is Locked" status output.
DS90UR916QSQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 60-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 1.82Gbps
- Input Type:
- FPD-Link II, LVDS
- Output Type:
- LVCMOS
- Number of Inputs:
- 1
- Number of Outputs:
- 24
- Voltage - Supply:
- 1.71V ~ 1.89V, 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 60-WQFN (9x9)
DS90UR916QSQ/NOPB FAQ
1.How can I place an order for DS90UR916QSQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR916QSQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR916QSQ/NOPB reliable?
The price and inventory of DS90UR916QSQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR916QSQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR916QSQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR916QSQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR916QSQ/NOPB?
DS90UR916QSQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR916QSQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR916QSQ/NOPB?
For technical support, including DS90UR916QSQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR916QSQ/NOPB requirements.
6.How does Aetrix verify that DS90UR916QSQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR916QSQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR916QSQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR916QSQ/NOPB?
All DS90UR916QSQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR916QSQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR916QSQ/NOPB part is unused and in its original packaging.
Return procedure for DS90UR916QSQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR916QSQ/NOPB Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

