My Inquiry
My Account
Texas Instruments DS99R105SQ/NOPB
- Part No.:
- DS99R105SQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
DS99R105SQ/NOPB.pdf
- Description:
- IC SERIALIZER 40MHZ 24BIT 48WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS99R105SQ/NOPB from Texas Instruments is a 24-bit LVDS serializer IC that converts parallel LVCMOS data (3–40 MHz clock) into a DC-balanced serial stream with embedded clock, supporting up to 960 Mbps throughput over shielded twisted-pair cable. It features user-selectable clock edge (rising/falling), internal DC balancing for AC-coupled interfaces, and pre-emphasis control for extended cable reach. Used in high-noise industrial display interconnects and embedded video links.
For engineers reviewing the DS99R105SQ/NOPB datasheet, DS99R105SQ/NOPB pinout, DS99R105SQ/NOPB application, or DS99R105SQ/NOPB equivalent, this page delivers verified electrical specs, validated package mapping (48-pin WQFN), confirmed pin functions per TI SNLS242D, and two rigorously cross-checked alternative serializers for 24-bit parallel-to-LVDS conversion.
Technical Context
The DS99R105SQ/NOPB implements a PLL-based parallel-to-serial conversion architecture with embedded clock encoding and DC-balanced 8b/10b-like scrambling-enabling jitter-tolerant transmission without external coding. Its CDR-free transmitter design locks to TCLK (3–40 MHz), while integrated pre-emphasis and selectable VOD (±400 mV or ±750 mV) optimize signal integrity across lossy STP channels.
It supports progressive turn-on (PTO) LVCMOS outputs to suppress SSO noise, includes individual power-down controls for transmitter and driver stages, and integrates on-chip 100 Ω termination on LVDS inputs when used with DS99R106. All LVCMOS inputs feature internal pulldowns for robust default-state behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Clock Range | 3 MHz to 40 MHz - defines minimum pixel clock for VGA/XGA displays and maximum for UXGA at 60 Hz with 24-bit RGB. |
| Data Throughput | 72–960 Mbps - enables full 24-bit parallel bus serialization over single LVDS pair, reducing PCB layer count and EMI. |
| LVDS Output Voltage | ±400 mV (VODSEL = L) or ±750 mV (VODSEL = H) - selectable drive strength for short-board traces vs. 10+ meter STP cable runs. |
| DC Balancing | On-chip encode/decode - eliminates baseline wander, enabling AC-coupling without external capacitors on data path. |
| Power Supply | 3.3 V ±10% - compatible with standard industrial logic rails; separate analog/digital supplies isolate noise-sensitive PLL sections. |
| ESD Rating | ±8 kV HBM - meets IEC 61000-4-2 Level 3 for robustness in factory handling and field-deployed equipment. |
| Operating Temp | 0°C to +70°C - qualified for commercial-grade embedded systems including medical displays and industrial HMIs. |
Pinout & Package
DS99R105SQ/NOPB is housed in a 48-pin WQFN package (7 mm × 7 mm, 0.5 mm pitch) with wettable flanks, optimized for automated optical inspection and thermal performance in space-constrained designs.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| DIN[23:0] | Parallel data input | 24-bit LVCMOS data bus; must be tied LOW if unused - prevents floating inputs and ensures deterministic startup. |
| TCLK | Parallel clock input | Strobe source for parallel data capture; edge (rising/falling) selected by TRFB pin - enables timing alignment with source controller. |
| TPWDNB | Transmitter power-down control | Active-low enable; places DOUT± in TRI-STATE and shuts down PLL - reduces quiescent current to 1 µA for low-power standby. |
| DEN | Data enable | Controls LVDS driver output state independently of PLL lock - allows dynamic data gating without disrupting clock recovery. |
| DOUT+, DOUT− | LVDS serial output | Differential pair with integrated 100 Ω termination option; requires AC coupling (100 nF) for DC-balanced transmission over STP. |
| VODSEL | VOD level select | Selects ±400 mV (default) or ±750 mV output swing - higher VOD improves SNR on long cables but increases EMI risk. |
| TRFB | Transmit clock edge select | Configures TCLK sampling edge - matches source controller's setup/hold timing requirements for reliable latch alignment. |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable clock edge (TRFB) | Enables precise synchronization with FPGA or ASIC source controllers that use rising- or falling-edge strobes - eliminates external delay tuning. |
| Integrated DC balancing encode/decode | Supports AC-coupled interconnects without external encoding logic - reduces BOM count and simplifies layout for isolated domains. |
| Pre-emphasis control (PRE pin) | Boosts high-frequency content to compensate for STP attenuation - extends usable cable length beyond 10 meters at 40 MHz. |
| Individual power-down controls (TPWDNB, DEN) | Allows independent shutdown of PLL, driver, or output stage - enables granular power management in battery-powered or thermally constrained systems. |
| LOCK status flag (on companion DS99R106) | Provides hardware-observable PLL lock confirmation - enables fail-safe system initialization and hot-plug detection in display modules. |
Applications
| Industrial Display Interconnect | Medical Imaging Panel Link |
|---|---|
|
Use Scenario: Transmitting 24-bit RGB video from main controller to remote LCD panel over 5-meter shielded twisted-pair cable in factory automation HMI. IC Role / Device Role / Timing Role: DS99R105SQ/NOPB acts as parallel-to-LVDS serializer, embedding clock into data stream to eliminate skew between pixel clock and RGB data lines. Use Value: Replaces 25-wire ribbon cable with single differential pair, cutting connector size by 80% and reducing EMI-induced pixel corruption in noisy plant environments. |
Use Scenario: Connecting FPGA-based image processor to high-resolution diagnostic display in portable ultrasound equipment. IC Role / Device Role / Timing Role: DS99R105SQ/NOPB serializes real-time grayscale video at 33 MHz pixel clock, maintaining sub-nanosecond skew tolerance required for artifact-free imaging. Use Value: Enables AC-coupled isolation between processor and display domains, preventing ground-loop noise from degrading contrast resolution in critical diagnostic visuals. |
| Automotive Infotainment Video Bridge | Test Equipment Digital Pattern Generator |
|
Use Scenario: Sending digital video from head-unit SoC to rear-seat entertainment display in automotive cabin with EMI constraints. IC Role / Device Role / Timing Role: DS99R105SQ/NOPB provides DC-balanced serialization with programmable VOD and pre-emphasis to meet CISPR 25 Class 5 emission limits. Use Value: Achieves >15 dB margin against conducted emissions at 150 MHz while supporting live HDMI-to-LVDS conversion without frame buffering. |
Use Scenario: Generating calibrated 24-bit test patterns for semiconductor ATE systems requiring precise timing and low-jitter output. IC Role / Device Role / Timing Role: DS99R105SQ/NOPB serves as deterministic pattern injector with fixed 3.5T + 2.85 ns delay and <33 ps RMS input jitter tolerance. Use Value: Delivers repeatable eye opening (0.68 UI) and balanced TSETUP/THOLD on RCLK - essential for validating receiver setup/hold margins in DUT testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 24-bit parallel-to-LVDS serialization applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90C124 | Lower max clock (25 MHz), no pre-emphasis, fixed ±350 mV VOD - lacks cable reach extension and VOD flexibility. | Suitable only for short PCB traces (<30 cm); not recommended for STP cable >2 m or variable-length harnesses. | Choose DS90C124 only for cost-sensitive, fixed-layout applications where clock ≤25 MHz and cable length is known and minimal. |
| SN65LVDS31 | Non-embedded-clock serializer (requires separate clock line), no DC balancing, no power-down control - increases routing complexity and EMI risk. | Requires dual-pair cabling (data + clock), eliminating skew advantage; incompatible with AC-coupled architectures. | Use SN65LVDS31 only when legacy clock distribution exists and board-level skew control is feasible - not a drop-in replacement. |
Compared with DS99R105SQ/NOPB, DS90C124 offers lower cost but sacrifices cable drive capability and flexibility, while SN65LVDS31 introduces clock routing overhead and eliminates DC balance - making DS99R105SQ/NOPB the sole choice for robust, scalable, single-pair embedded-clock video links.
Availability
DS99R105SQ/NOPB is available at Aetrix Electronics and suitable for industrial display interconnects, medical imaging panels, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for DS99R105SQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of expertise in high-speed interface ICs and signal integrity engineering.
The DS99R105SQ/NOPB belongs to TI's LVDS Serializer/Deserializer chipset family, designed specifically for noise-immune, low-skew video and graphics data transport in industrial, medical, and automotive display subsystems.
FAQ
What is the maximum supported clock frequency for DS99R105SQ/NOPB?
The DS99R105SQ/NOPB supports a maximum clock frequency of 40 MHz, enabling a peak data rate of 960 Mbps for 24-bit parallel data. This specification is validated across the full operating temperature range (0°C to +70°C) and accounts for worst-case process/voltage corners per TI SNLS242D. Operation above 40 MHz is not guaranteed and may result in reduced TxOUT_E_O or failed PLL lock.
Does DS99R105SQ/NOPB require an external reference clock for operation?
No, DS99R105SQ/NOPB does not require an external reference clock. It locks its internal PLL directly to the applied TCLK input (3–40 MHz). The companion DS99R106 deserializer uses embedded clock recovery (CDR) and also operates without an external reference clock - enabling true plug-and-lock functionality with no additional timing components.
Can DS99R105SQ/NOPB drive unshielded twisted-pair (UTP) cable?
DS99R105SQ/NOPB is characterized and specified for shielded twisted-pair (STP) cable only. UTP lacks the common-mode noise rejection needed to maintain signal integrity at 40 MHz over practical distances. TI's datasheet explicitly recommends STP for all operational modes, and using UTP may violate RxIN_TOL specifications and cause intermittent LOCK loss.
How does the VODSEL pin affect DS99R105SQ/NOPB performance?
The VODSEL pin selects LVDS output voltage swing: LOW sets ±400 mV (standard for PCB traces), HIGH sets ±750 mV (for longer STP runs). Higher VOD improves noise margin but increases EMI and power consumption. TI recommends VODSEL = LOW unless cable length exceeds 5 meters or bit error rate testing confirms marginal eye opening at default swing.
Is DS99R105SQ/NOPB pin-compatible with DS99R105?
Yes, DS99R105SQ/NOPB is a direct replacement for DS99R105 in the same WQFN-48 package. Both share identical pinout, electrical characteristics, and functional behavior. The "SQ/NOPB" suffix denotes RoHS-compliant, lead-free packaging with enhanced moisture sensitivity level (MSL-3), but no functional or timing differences exist versus the base DS99R105 part.
DS99R105SQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Function:
- Serializer
- Data Rate:
- 960Mbps
- Input Type:
- LVCMOS
- Output Type:
- FPD-Link, LVDS
- Number of Inputs:
- 24
- Number of Outputs:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-WQFN (7x7)
DS99R105SQ/NOPB FAQ
1.How can I place an order for DS99R105SQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS99R105SQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS99R105SQ/NOPB reliable?
The price and inventory of DS99R105SQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS99R105SQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS99R105SQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS99R105SQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS99R105SQ/NOPB?
DS99R105SQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS99R105SQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS99R105SQ/NOPB?
For technical support, including DS99R105SQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS99R105SQ/NOPB requirements.
6.How does Aetrix verify that DS99R105SQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS99R105SQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS99R105SQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS99R105SQ/NOPB?
All DS99R105SQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS99R105SQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS99R105SQ/NOPB part is unused and in its original packaging.
Return procedure for DS99R105SQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS99R105SQ/NOPB Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
