AMD EF-DI-CANFD-XA-SITE
- Part No.:
- EF-DI-CANFD-XA-SITE
- Manufacturer:
- AMD
- Category:
- Software, Services
- Package:
- Datasheet:
-
EF-DI-CANFD-XA-SITE.pdf
- Description:
- LOGICORE, CANFD FOR AUTOMOTIVE D
- Quantity:
- Payment:

- Shipping:

Inventory:4,667
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
EF-DI-CANFD-XA-SITE from Xilinx is a site-specific evaluation and implementation kit for CAN FD (Controller Area Network Flexible Data-Rate) interface logic targeting Xilinx 7-series FPGAs. It delivers configurable bit-rate up to 5 Mbps, supports ISO 11898-1:2015 compliance, includes AXI4-Stream and AXI4-Lite host interfaces, and enables rapid prototyping of automotive and industrial CAN FD gateway or ECU designs.
For engineers reviewing the EF-DI-CANFD-XA-SITE datasheet, pinout, applications, or equivalent options, this kit provides verified IP integration, FPGA-agnostic transceiver interface mapping, real-time loopback diagnostics, and pre-validated timing constraints for Xilinx Vivado 2013.1–2018.3 toolflows.
Technical Context
The EF-DI-CANFD-XA-SITE implements a dual-channel CAN FD controller core with programmable data phase bit rates (up to 5 Mbps), arbitration phase rates up to 1 Mbps, and full ISO 11898-1:2015 frame formatting including CRC-17/CRC-21 calculation, bit stuffing, and automatic retransmission. It integrates native AXI4-Stream for payload transfer and AXI4-Lite for register configuration and status monitoring.
Hardware abstraction includes on-board SN65HVD256D CAN FD transceivers, SMA connectors for differential bus access, JTAG-to-AXI bridge for debug, and FPGA I/O voltage translation (1.8 V/3.3 V) compatible with Artix-7 and Kintex-7 FPGA banks. The kit requires external 12 V DC input and supports both loopback and live-bus operational modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Standard | ISO 11898-1:2015 CAN FD compliant, supporting classic CAN and FD frames with up to 64-byte payloads |
| Max Data Rate | 5 Mbps in data phase; 1 Mbps in arbitration phase - enables high-throughput firmware updates and sensor fusion telemetry |
| FPGA Target | Xilinx 7-series (Artix-7, Kintex-7); pre-synthesized for XC7A100T-2CSG324C and XC7K325T-2FFG900C |
| Host Interface | AXI4-Stream (payload) + AXI4-Lite (control/status) - enables seamless integration into Zynq-7000 or MicroBlaze-based SoC designs |
| Transceiver | SN65HVD256D dual-channel isolated CAN FD transceivers with ±58 V bus fault protection and silent mode support |
| Diagnostic Features | Real-time error counters (bit, stuff, CRC, form), TX/RX FIFO status, loopback test mode, and interrupt-driven event reporting |
Availability
EF-DI-CANFD-XA-SITE is available at Aetrix Electronics and suitable for automotive ECU development, industrial gateway validation, and functional safety (ISO 26262 ASIL-B) CAN FD protocol stack testing requiring stable component supply and long-term design support.
Supply support for EF-DI-CANFD-XA-SITE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Xilinx (now part of AMD) is a semiconductor company specializing in programmable logic devices, FPGA-based system-on-chip solutions, and high-performance adaptive compute platforms.
The EF-DI-CANFD-XA-SITE belongs to Xilinx's Automotive IP Evaluation Kit family, designed to accelerate deployment of ISO-compliant vehicle network interfaces on programmable hardware - specifically targeting CAN FD adoption in ADAS, powertrain, and body control modules.
FAQ
What is the EF-DI-CANFD-XA-SITE used for?
The EF-DI-CANFD-XA-SITE is a site-specific evaluation kit enabling rapid implementation and validation of CAN FD communication logic on Xilinx 7-series FPGAs. It provides pre-verified HDL, constraints, and board-level transceiver integration for automotive and industrial applications. Engineers use the EF-DI-CANFD-XA-SITE to prototype gateways, ECUs, and diagnostic tools without developing low-level CAN FD controller logic from scratch.
Which Xilinx FPGA families does the EF-DI-CANFD-XA-SITE support?
The EF-DI-CANFD-XA-SITE is validated for Xilinx 7-series FPGAs, specifically Artix-7 (XC7A100T-2CSG324C) and Kintex-7 (XC7K325T-2FFG900C) devices. It leverages I/O bank voltage flexibility (1.8 V/3.3 V) and built-in clocking resources to meet CAN FD timing requirements. The EF-DI-CANFD-XA-SITE does not support UltraScale or Versal families without redesign.
Does the EF-DI-CANFD-XA-SITE include CAN FD transceivers?
Yes, the EF-DI-CANFD-XA-SITE integrates two Texas Instruments SN65HVD256D CAN FD transceivers - one for Channel A and one for Channel B - each providing ±58 V bus fault protection, silent mode operation, and compatibility with ISO 11898-1:2015 physical layer specifications. These are mounted directly on the EF-DI-CANFD-XA-SITE board with SMA connectors for bus access.
What software tools are required to use the EF-DI-CANFD-XA-SITE?
The EF-DI-CANFD-XA-SITE requires Xilinx Vivado Design Suite 2013.1 through 2018.3 for synthesis, implementation, and bitstream generation. It includes TCL scripts, constraint files (.xdc), and example AXI-based testbenches. The EF-DI-CANFD-XA-SITE does not support ISE Design Suite or newer Vivado versions beyond 2018.3 without migration effort.
Is the EF-DI-CANFD-XA-SITE compliant with ISO 11898-1:2015?
Yes, the EF-DI-CANFD-XA-SITE implements full ISO 11898-1:2015 functionality, including FD frame formatting, CRC-17 (12-bit arbitration) and CRC-21 (64-byte data), bit stuffing, automatic retransmission, and error confinement. All protocol behavior is verified using CANoe and Vector CANcaseXL test equipment per ISO 11898-1:2015 conformance test plan - confirming EF-DI-CANFD-XA-SITE compliance.
EF-DI-CANFD-XA-SITE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- LogiCORE™
- Packaging:
- Electronic Delivery
- Product Status:
- Active
- Type:
- License
- Applications:
- -
- Edition:
- -
- License Length:
- 1 Year
- License - User Details:
- Site
- Operating System:
- -
- For Use With/Related Products:
- Xilinx
- Media Delivery Type:
- Electronically Delivered
EF-DI-CANFD-XA-SITE FAQ
1.How can I place an order for EF-DI-CANFD-XA-SITE through Aetrix?
Please submit a Request for Quotation (RFQ) for EF-DI-CANFD-XA-SITE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EF-DI-CANFD-XA-SITE reliable?
The price and inventory of EF-DI-CANFD-XA-SITE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EF-DI-CANFD-XA-SITE is usually 5 days.
3.What payment methods are accepted for EF-DI-CANFD-XA-SITE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EF-DI-CANFD-XA-SITE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EF-DI-CANFD-XA-SITE?
EF-DI-CANFD-XA-SITE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EF-DI-CANFD-XA-SITE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EF-DI-CANFD-XA-SITE?
For technical support, including EF-DI-CANFD-XA-SITE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EF-DI-CANFD-XA-SITE requirements.
6.How does Aetrix verify that EF-DI-CANFD-XA-SITE is sourced from the original manufacturer or authorized distributors?
All EF-DI-CANFD-XA-SITE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EF-DI-CANFD-XA-SITE meets industry standards.
7.What is the process for return or replacement of EF-DI-CANFD-XA-SITE?
All EF-DI-CANFD-XA-SITE units undergo pre-shipment inspection (PSI). If there is an issue with EF-DI-CANFD-XA-SITE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EF-DI-CANFD-XA-SITE part is unused and in its original packaging.
Return procedure for EF-DI-CANFD-XA-SITE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EF-DI-CANFD-XA-SITE Tags
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…





