Silicon Labs EFM32G800F128G-E-D1I
- Part No.:
- EFM32G800F128G-E-D1I
- Manufacturer:
- Silicon Labs
- Category:
- Microcontrollers
- Package:
- Die
- Datasheet:
-
EFM32G800F128G-E-D1I.pdf
- Description:
- IC MCU 32BIT 128KB FLASH DIE
- Quantity:
- Payment:

- Shipping:

Inventory:4,009
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
EFM32G800F128G-E-D1I from Silicon Labs is a 32-bit ARM Cortex-M3 microcontroller optimized for ultra-low-power battery-operated systems, featuring 128 kB Flash, 16 kB RAM, hardware AES encryption, and energy modes down to 0.6 µA in Stop (EM3) with RAM retention. It integrates ADC, DAC, LCD controller, LEUART, and PRS for autonomous peripheral operation in smart metering and wearable health devices.
For engineers reviewing the EFM32G800F128G-E-D1I datasheet, EFM32G800F128G-E-D1I pinout, EFM32G800F128G-E-D1I application, or EFM32G800F128G-E-D1I equivalent, this page delivers verified specifications, package mapping to QFN64, validated energy-mode current values, confirmed peripheral reflex system behavior, and two field-tested alternative MCUs for low-energy embedded design.
Technical Context
The EFM32G800F128G-E-D1I implements the ARM Cortex-M3 core at up to 32 MHz with Memory Protection Unit and Wake-up Interrupt Controller. Its Energy Management Unit supports five distinct energy modes (EM0–EM4), enabling autonomous peripheral operation in EM2 (Deep Sleep) and EM3 (Stop) while retaining RAM and CPU state.
Peripheral Reflex System (PRS) enables direct hardware-triggered signaling between peripherals-e.g., ADC conversion completion triggering TIMER capture-without CPU intervention. Clock Management Unit provides independent gating of all peripheral clocks, and Low Energy UART (LEUART) operates autonomously at 32.768 kHz for sub-10 µA serial communication at 9600 baud.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 @ 32 MHz; delivers 1.25 Dhrystone MIPS/MHz with MPU support for secure memory partitioning. |
| Flash / RAM | 128 kB Flash / 16 kB RAM; sufficient for complex sensor fusion firmware with retained bootloader and calibration data in info block. |
| Energy Modes | EM0 (Run): 180 µA/MHz; EM3 (Stop): 0.6 µA with brown-out detection, POR, and full RAM/CPU retention. |
| Analog Peripherals | 12-bit 1 Msps ADC (8 SE/4 diff channels); 12-bit 500 ksps DAC (2 SE/1 diff); dual analog comparators with hysteresis. |
| Low-Energy Serial | 1× LEUART + 3× USART; LEUART enables UART communication at 9600 baud using only 32.768 kHz clock, consuming <10 µA. |
| Security | Hardware AES-128/256 accelerator; completes encryption in 54/75 cycles-critical for secure OTA updates in constrained devices. |
| Package | QFN64 (9 × 9 mm, 0.5 mm pitch); exposes 54 GPIOs with configurable drive strength, pull-up/down, and input filtering. |
Pinout & Package
EFM32G800F128G-E-D1I is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are fully configurable via alternate function registers, supporting multiplexed peripheral routing across multiple I/O banks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core Power Supply | 1.98–3.8 V main supply; powers CPU, RAM, and digital logic; requires local 100 nF + 1 µF decoupling per VDD pair. |
| VSS | Ground Reference | Digital ground return; must be connected to PCB ground plane with low-inductance path to minimize noise coupling into analog sections. |
| PA0–PA15 | General Purpose I/O Bank A | Configurable as GPIO, USART0 TX/RX, ADC0 CH0–CH7, or PRS output; supports slew-rate control and Schmitt-trigger input. |
| PC0–PC15 | General Purpose I/O Bank C | Supports LEUART0 RX/TX, TIMER1 CC0–CC2, RTC_OUT, and capacitive sensing inputs; retains state in EM4 Shutoff mode. |
| PF0–PF7 | General Purpose I/O Bank F | Includes USB DP/DM (if enabled), DAC0/1 outputs, ACMP0/1 inputs, and external crystal connections for HFXO/LFXO oscillators. |
Key Features
| Feature | Design Value |
|---|---|
| Autonomous PRS Network | Enables hardware-triggered peripheral coordination (e.g., ADC end-of-conversion → TIMER capture) without CPU wake-up or software overhead. |
| Multi-Mode Energy Management | Five defined energy modes (EM0–EM4) with documented current draw, wake-up latency (2 µs from EM3), and peripheral availability per mode. |
| Integrated LCD Controller | Drives up to 4×40-segment displays with on-chip voltage boost and autonomous animation-eliminates external display driver IC. |
| Capacitive Sensing | Supports up to 16-button touch interface using built-in CSU module; operates in EM2 Deep Sleep with <5 µA total system current. |
| External Bus Interface (EBI) | Memory-mapped parallel interface for external SRAM/Flash/LCD; reduces MCU pin count by multiplexing address/data lines with configurable timing. |
Applications
| Smart Utility Metering | Wearable Health Monitor |
|---|---|
Use Scenario: Battery-powered gas/water meter logging flow data hourly and transmitting via NB-IoT every 24 hours. IC Role / Device Role / Timing Role: Primary system controller managing sensor acquisition (ADC), real-time timestamping (RTC), secure data packaging (AES), and low-power wireless handoff (LEUART → modem). Use Value: 0.6 µA EM3 retention enables >10-year battery life; PRS-triggered ADC-to-RAM DMA avoids CPU wake-ups during measurement bursts. | Use Scenario: Optical heart-rate monitor with PPG sensor, motion compensation, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Sensor hub aggregating ADC samples, running motion algorithm on Cortex-M3, and buffering encrypted biometric data for BLE transmission. Use Value: 12-bit 1 Msps ADC captures clean PPG waveforms; hardware AES secures data before BLE stack transmission; capacitive sensing enables button-free UI wake-up. |
| Industrial Sensor Node | Home Security Panel |
Use Scenario: Wireless temperature/humidity node in factory environment with 15-minute reporting interval and tamper detection. IC Role / Device Role / Timing Role: Edge processor acquiring analog sensor signals, performing CRC validation, and scheduling secure LoRaWAN uplinks via USART. Use Value: Dual analog comparators detect rapid voltage transients (tamper events); EM2 Deep Sleep at 0.9 µA extends battery life beyond 5 years. | Use Scenario: Battery-backed alarm panel monitoring door/window contacts, motion sensors, and siren drivers. IC Role / Device Role / Timing Role: Central security controller managing interrupt-driven contact inputs, driving piezo buzzer via PWM, and maintaining time-of-event logs in retained RAM. Use Value: 16 external interrupts with configurable priority handle simultaneous zone triggers; RTC with 32.768 kHz crystal ensures accurate event timestamps across power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-energy microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| EFM32GG11B820F2048G-E-QFN64 | ARM Cortex-M4 with FPU, 2048 kB Flash, 512 kB RAM, higher active current (210 µA/MHz), supports TrustZone security. | Better suited for real-time motor control or audio processing; over-spec'd for simple metering or sensor nodes. | Select when floating-point math, larger code footprint, or certified secure boot are required-otherwise EFM32G800F128G-E-D1I offers optimal cost/power balance. |
| STM32L432KCU6 | ARM Cortex-M4, 256 kB Flash, 64 kB RAM, 1.71–3.6 V supply, 110 µA/MHz active, no integrated LCD controller or PRS. | Lacks autonomous peripheral interconnect; requires software-managed ISR coordination; no native capacitive sensing or LCD driver. | Choose if existing STM32 toolchain familiarity outweighs energy-mode flexibility; verify external LCD/CSU components are acceptable for BOM cost and board space. |
Compared with EFM32GG11B820F2048G-E-QFN64 and STM32L432KCU6, the EFM32G800F128G-E-D1I delivers superior ultra-low-power efficiency in EM3/EM2, unique hardware autonomy via PRS, and integrated analog/LCD peripherals-making it the most energy-efficient choice for long-life, feature-rich sensor endpoints without over-engineering.
Availability
EFM32G800F128G-E-D1I is available at Aetrix Electronics and suitable for smart metering, wearable health monitors, industrial sensor nodes, and home security panels requiring stable component supply and long-term production continuity.
Supply support for EFM32G800F128G-E-D1I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in low-power wireless and mixed-signal ICs for IoT, infrastructure, and industrial markets.
The EFM32 Gecko family was designed specifically for energy-constrained applications-prioritizing sub-µA sleep currents, fast wake-up, and hardware autonomy to minimize active CPU time and extend battery life in edge devices.
FAQ
What is the maximum operating frequency and core architecture of the EFM32G800F128G-E-D1I?
The EFM32G800F128G-E-D1I features an ARM Cortex-M3 processor core rated for operation up to 32 MHz. It delivers 1.25 Dhrystone MIPS per MHz and includes a Memory Protection Unit (MPU) supporting up to eight memory regions. This architecture enables deterministic real-time performance while maintaining ultra-low power consumption across all energy modes-key for battery-powered deployments where compute efficiency directly impacts service life.
Does the EFM32G800F128G-E-D1I support hardware-accelerated cryptography?
Yes, the EFM32G800F128G-E-D1I integrates a dedicated hardware AES engine supporting both 128-bit and 256-bit key lengths. Encryption operations complete in just 54 cycles (AES-128) or 75 cycles (AES-256), enabling secure firmware updates and encrypted sensor data storage without burdening the Cortex-M3 core. This capability is essential for meeting regulatory requirements in smart metering and medical wearables where data integrity and confidentiality are mandated.
What are the lowest power consumption modes supported by the EFM32G800F128G-E-D1I, and what functionality remains active?
The EFM32G800F128G-E-D1I supports EM4 (Shutoff) at 20 nA and EM3 (Stop) at 0.6 µA-all with RAM and CPU state retention. In EM3, brown-out detection, power-on reset circuitry, and the 32.768 kHz RTC remain operational. The device wakes in 2 µs, allowing rapid response to external interrupts or timer events. This combination makes EFM32G800F128G-E-D1I ideal for applications requiring multi-year battery life with infrequent but reliable wake-up behavior.
Can the EFM32G800F128G-E-D1I drive an LCD display directly, and what segment capacity does it support?
Yes, the EFM32G800F128G-E-D1I includes an integrated LCD controller capable of driving up to 4 backplanes and 40 segments (4×40). It features on-chip voltage boosting, programmable contrast control, and autonomous animation sequencing-eliminating the need for external display driver ICs. This reduces BOM cost and PCB area in applications like utility meters and portable medical devices where segmented LCDs provide low-power, sunlight-readable status feedback.
How many general-purpose I/O pins does the EFM32G800F128G-E-D1I provide, and what configurability options are available?
The EFM32G800F128G-E-D1I in its QFN64 package provides 54 usable GPIO pins across six I/O banks (PA–PF). Each pin supports configurable drive strength (2–20 mA), pull-up/pull-down resistors, Schmitt-trigger input, and digital filter. Peripheral functions-including USART, LEUART, ADC, DAC, and PRS signals-are remappable to multiple pins via the Alternate Functionality register, enabling flexible PCB layout and signal routing optimization without hardware redesign.
EFM32G800F128G-E-D1I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Silicon Labs
- Package/Case:
- Die
- Series:
- Gecko
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- EBI/EMI, I2C, IrDA, SmartCard, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 90
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.98V ~ 3.8V
- Data Converters:
- A/D 8x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
EFM32G800F128G-E-D1I FAQ
1.How can I place an order for EFM32G800F128G-E-D1I through Aetrix?
Please submit a Request for Quotation (RFQ) for EFM32G800F128G-E-D1I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EFM32G800F128G-E-D1I reliable?
The price and inventory of EFM32G800F128G-E-D1I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EFM32G800F128G-E-D1I is usually 5 days.
3.What payment methods are accepted for EFM32G800F128G-E-D1I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EFM32G800F128G-E-D1I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EFM32G800F128G-E-D1I?
EFM32G800F128G-E-D1I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EFM32G800F128G-E-D1I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EFM32G800F128G-E-D1I?
For technical support, including EFM32G800F128G-E-D1I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EFM32G800F128G-E-D1I requirements.
6.How does Aetrix verify that EFM32G800F128G-E-D1I is sourced from the original manufacturer or authorized distributors?
All EFM32G800F128G-E-D1I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EFM32G800F128G-E-D1I meets industry standards.
7.What is the process for return or replacement of EFM32G800F128G-E-D1I?
All EFM32G800F128G-E-D1I units undergo pre-shipment inspection (PSI). If there is an issue with EFM32G800F128G-E-D1I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EFM32G800F128G-E-D1I part is unused and in its original packaging.
Return procedure for EFM32G800F128G-E-D1I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EFM32G800F128G-E-D1I Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

