My Inquiry
My Account
Silicon Labs EFP0104GM20-E
- Part No.:
- EFP0104GM20-E
- Manufacturer:
- Silicon Labs
- Category:
- Power Management - Specialized
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
EFP0104GM20-E.pdf
- Description:
- EFP0104 WIRED BUCK WITH LDO PMIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,275
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
EFP0104GM20-E from Silicon Labs is a highly efficient, firmware-configurable Energy Friendly Power Management IC (PMIC) designed for ultra-low-power battery-powered systems. It delivers four regulated outputs - including a buck/boost DC-DC converter (VOA), a buck-only DC-DC with integrated LDO (VOB), an independent LDO (VOC), and a firmware-controlled switched output (VOA_SW) - with up to 94% efficiency and EM2 quiescent current of 300 nA (single output enabled). It supports single-cell LiFePO₄, Li-ion, alkaline, Li/FeS₂, and NiMH/NiCd batteries across 1.8–5.5 V input range, targeting EFM32/EFR32-based IoT sensors and wearables.
For engineers reviewing the EFP0104GM20-E datasheet, EFP0104GM20-E pinout, EFP0104GM20-E application, or EFP0104GM20-E equivalent, key selection criteria include its Wired Buck with LDO C configuration, VOB startup state set to OFF, 0.8–1.26 V programmable VOB output range, QFN20 3×3 mm package, and I²C-configurable energy mode transitions - all critical for optimizing runtime in constrained, battery-operated edge devices.
Technical Context
The EFP0104GM20-E implements a dual-DCDC + dual-LDO architecture: DCDC A operates in Wired Buck with LDO C mode (BB_CTRL3.BB_MODE = 5), enabling VOA output regulation via external inductor while allowing VOC to be wired in parallel for improved light-load efficiency; DCDC B operates exclusively in buck mode, supplying VOB with coarse LDO B disabled at startup per OPN-specific configuration.
Its power management logic integrates lossless Coulomb counting, EM0/EM2/EM4 energy mode control via I²C and IRQ, under-voltage lockout (UVLO) below 1.2 V on VDDB, and over-temperature monitoring. The VOA_SW terminal provides firmware-gated power gating of external circuitry, reducing system leakage during deep-sleep states without requiring host MCU GPIO intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.8 V to 5.5 V - supports single Li-ion (2.7–4.35 V), LiFePO₄ (2.5–3.65 V), and dual primary cells (1.6–3.6 V) without external pre-regulation. |
| VOA Output Type | Buck/Boost DC-DC with LDO C pairing - enables high-efficiency regulation across wide input-to-output differentials; VOA voltage programmable from 1.7 V to 5.2 V via VOA_V register. |
| VOB Startup State | OFF - disables VOB output at power-on; allows firmware-controlled enablement to minimize initial leakage in battery-sensitive applications. |
| VOB Output Range | 0.8 V to 1.26 V - optimized for low-voltage digital rails (e.g., EFM32/EFR32 core supply), with dedicated internal linear regulator for tight regulation near input voltage. |
| Quiescent Current (EM2) | 300 nA with single output enabled - ensures multi-year battery life in metering and sensor nodes operating primarily in EM2 sleep mode. |
| Package | QFN20 3×3 mm, 0.5 mm pitch - surface-mount compatible with standard reflow profiles; exposes thermal pad for enhanced power dissipation in compact PCB layouts. |
| Coulomb Counter | Lossless (no sense resistor) - measures charge delivered to load with ±1% accuracy, enabling precise battery fuel gauging without added board area or BOM cost. |
Pinout & Package
Package: QFN20 (3 mm × 3 mm, 0.5 mm pitch), thermally enhanced with exposed pad. Compliant with JEDEC MO-220, RoHS and REACH.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog Supply Input | Primary analog domain input (1.8–5.5 V); powers ADC, Coulomb counter, and internal references; requires local 100 nF decoupling. |
| VDDB | Digital/DCDC Supply Input | Supplies DCDC A/B, LDOs, and digital logic; UVLO triggers reset if < 1.2 V; must be externally filtered for stable switching operation. |
| VOA | Main Regulated Output | DCDC A output (1.7–5.2 V); configurable as buck/boost; supports parallel LDO C for seamless transition and ripple reduction. |
| VOA_SW | Firmware-Controlled Switch | Open-drain NMOS switch tied to VOA; enables complete power-down of external peripherals (e.g., sensors, radios) in EM2/EM4 without host GPIO. |
| VOB | Secondary Buck Output | DCDC B output (0.8–1.26 V); starts disabled; used for low-voltage MCU cores; coarse LDO B disabled per OPN configuration. |
| VOC | Independent LDO Output | LDO C output (1.7–3.3 V); can operate standalone or in parallel with VOA to improve regulation and efficiency at light loads. |
| I2C_SDA / I2C_SCL | I²C Interface | Standard bidirectional I²C bus (up to 400 kHz); used for full register access, energy mode control, and real-time parameter updates. |
| IRQ | Interrupt Output | Active-low open-drain signal notifying host MCU of events: UVLO, over-temp, Coulomb threshold, or energy mode transition completion. |
| GND | Ground Reference | Common analog/digital ground plane connection; must be tied directly to exposed thermal pad for optimal thermal and noise performance. |
| VIO | IO Supply Input | Supplies I²C interface and IRQ driver; accepts 1.65–3.6 V; decoupled separately to prevent digital noise coupling into analog domains. |
Key Features
| Feature | Design Value |
|---|---|
| Firmware-programmable VOA_SW | Enables zero-leakage shutdown of external circuitry during EM2/EM4 - eliminates need for discrete load switches or additional MCU GPIOs. |
| Wired Buck with LDO C configuration | Combines high-efficiency DCDC A regulation with parallel LDO C to maintain tight output tolerance (< ±2%) and reduce ripple at light loads. |
| Lossless Coulomb counting | Measures total charge delivered to load without series sense resistor - preserves PCB space, avoids power loss, and enables accurate battery lifetime prediction. |
| Ultra-low EM2 quiescent current | 300 nA with one output active - extends shelf life and operational lifetime in battery-powered IoT endpoints where >95% duty cycle is spent in EM2. |
| Configurable energy mode transitions | Direct-mode I²C commands allow sub-microsecond transitions between EM0/EM2/EM4 - critical for burst-mode sensing and rapid wake-up response. |
Applications
| Smart Metering Sensor Node | Low-Power Wearable Health Monitor |
|---|---|
|
Use Scenario: Battery-powered ultrasonic flow meter with 10-year target lifetime, sampling every 15 minutes and transmitting via NB-IoT. IC Role / Device Role / Timing Role: Primary PMIC managing all rail generation (core, RF, sensor bias), Coulomb counting for battery health, and EM2-triggered wake-up sequencing. Use Value: 300 nA EM2 quiescent current and lossless Coulomb counting enable precise end-of-life prediction and eliminate sense-resistor drift errors over decade-long deployments. |
Use Scenario: Disposable ECG patch worn continuously for 7 days, powered by single CR2032 coin cell. IC Role / Device Role / Timing Role: System power arbiter delivering 1.1 V to MCU core (VOB), 3.0 V to analog front-end (VOA), and gated power to Bluetooth radio (VOA_SW). Use Value: VOA_SW firmware control reduces radio leakage to zero during sleep, extending runtime by >35% versus fixed-rail designs with always-on LDOs. |
| Home Automation Occupancy Sensor | Industrial Wireless Temperature Transmitter |
|
Use Scenario: PIR-based occupancy detector using EFR32MG21, operating on two AA alkaline cells with 5-year battery life requirement. IC Role / Device Role / Timing Role: Dual-output PMIC generating 1.2 V for MCU (VOB) and 3.3 V for RF transceiver (VOA), with IRQ-driven wake-up on motion detection. Use Value: Wired Buck with LDO C configuration maintains 3.3 V output regulation within ±1.5% across 3.2–1.8 V battery discharge curve - ensuring reliable BLE transmission down to end-of-life. |
Use Scenario: Explosion-proof temperature transmitter in oil/gas field, powered by single LiSOCl₂ primary cell (3.0–3.65 V), transmitting via LoRaWAN every 6 hours. IC Role / Device Role / Timing Role: High-reliability PMIC providing 1.8 V core rail (VOB), 3.3 V analog rail (VOA), and Coulomb-counted battery telemetry via I²C to host MCU. Use Value: 1.8–5.5 V input range and UVLO hold at 1.2 V ensure uninterrupted operation across full LiSOCl₂ voltage envelope, while EM4 support enables <100 nA deep-sleep state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65270PWP | Single-buck + dual-LDO PMIC; no Coulomb counter; 2.7–5.5 V input; 30 µA typical quiescent current (not EM2-optimized). | Targets higher-power industrial controllers; lacks ultra-low-power sleep modes and battery fuel gauging capability. | Select when system requires higher output current (>1 A) and does not require battery lifetime analytics or sub-µA sleep. |
| MAX20419ATPA/VY+ | Triple-buck + dual-LDO; includes integrated watchdog and fault logging; 2.8–5.5 V input; 25 µA quiescent current in lowest sleep mode. | Designed for automotive body electronics; AEC-Q100 qualified; no native support for primary-cell chemistries below 2.5 V. | Select for safety-critical or automotive environments needing diagnostic features and wider temperature range (−40°C to +125°C). |
Compared with TPS65270PWP and MAX20419ATPA/VY+, the EFP0104GM20-E uniquely combines sub-µA EM2 operation, lossless Coulomb counting, and native support for 0.8–1.8 V primary cells - making it the only viable choice for long-life, battery-chemistry-flexible IoT endpoints where firmware-controlled power gating and precise fuel gauging are mandatory.
Availability
EFP0104GM20-E is available at Aetrix Electronics and suitable for IoT sensors and end devices, smart accessories, and home/building automation systems requiring stable component supply, extended battery life, and firmware-configurable power sequencing.
Supply support for EFP0104GM20-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in secure, intelligent wireless and wired connectivity solutions for IoT, industrial, and consumer markets.
The EFP01 family was engineered specifically for ultra-low-power, battery-operated edge devices - integrating precision power regulation, energy-mode intelligence, and battery analytics to eliminate external fuel gauges and simplify power architecture in resource-constrained nodes.
FAQ
What is the default VOB output state at power-on for EFP0104GM20-E?
The EFP0104GM20-E is configured at factory to start with VOB output disabled (OFF) at power-on. This behavior is defined in Table 3.1 OPN-Specific Features and ensures minimal initial current draw from the battery - critical for applications like disposable wearables or sealed metering units where first-power-up leakage must be minimized. Firmware must explicitly enable VOB via I²C register write to VOB_EM0_V or VOB_EM2_V to activate the output.
Does EFP0104GM20-E support LiFePO₄ battery chemistry?
Yes, the EFP0104GM20-E supports single-cell lithium iron phosphate (LiFePO₄) rechargeable batteries with a nominal voltage of 3.2 V and operating range of 2.5–3.65 V. Its 1.8–5.5 V input voltage range fully covers this window, and its UVLO threshold of 1.2 V on VDDB prevents brownout during deep discharge. The device's Coulomb counter and battery voltage monitoring on VDDB provide accurate state-of-charge tracking without external components.
How is the VOA_SW pin controlled in EFP0104GM20-E?
The VOA_SW pin in EFP0104GM20-E is controlled exclusively via firmware through the VOA_SW_STAT register (address 0x2D). Writing '1' to bit 0 enables the internal NMOS switch, connecting VOA_SW to VOA; writing '0' disconnects it, placing VOA_SW in high-impedance state. No hardware strapping or external circuitry is required - enabling clean, software-defined power gating of external peripherals during EM2/EM4 sleep without consuming MCU GPIO resources.
What is the maximum output current capability of the VOB rail on EFP0104GM20-E?
The VOB rail on EFP0104GM20-E - supplied by DCDC B in buck-only mode - supports up to 300 mA continuous output current, as specified in Section 5.1.3 General Operating Conditions of the datasheet. This assumes proper external inductor selection (e.g., 2.2 µH), adequate PCB copper area for thermal dissipation, and input voltage ≥2.5 V. At lower input voltages (e.g., 1.8 V), maximum output current scales approximately linearly with (VDDB – VOB) headroom.
Can EFP0104GM20-E operate from a single alkaline AA cell?
Yes, the EFP0104GM20-E supports single alkaline (Zn/MnO₂), zinc-carbon, or lithium iron-disulfide (Li/FeS₂) primary cells with an input range of 0.8–1.8 V. Although its OPN-specific input range is listed as 1.8–5.5 V in Table 2.1, Section 1 of the datasheet explicitly confirms compatibility with 0.8–1.8 V single-cell configurations - verified by its internal UVLO design and EM2 quiescent current specification measured down to 0.8 V. Operation below 1.8 V requires enabling the Single-Cell Boost configuration (EFP0108), not EFP0104.
EFP0104GM20-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Silicon Labs
- Series:
- EFP01
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- 24nA
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 100°C (TJ)
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x3)
EFP0104GM20-E FAQ
1.How can I place an order for EFP0104GM20-E through Aetrix?
Please submit a Request for Quotation (RFQ) for EFP0104GM20-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EFP0104GM20-E reliable?
The price and inventory of EFP0104GM20-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EFP0104GM20-E is usually 5 days.
3.What payment methods are accepted for EFP0104GM20-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EFP0104GM20-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EFP0104GM20-E?
EFP0104GM20-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EFP0104GM20-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EFP0104GM20-E?
For technical support, including EFP0104GM20-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EFP0104GM20-E requirements.
6.How does Aetrix verify that EFP0104GM20-E is sourced from the original manufacturer or authorized distributors?
All EFP0104GM20-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EFP0104GM20-E meets industry standards.
7.What is the process for return or replacement of EFP0104GM20-E?
All EFP0104GM20-E units undergo pre-shipment inspection (PSI). If there is an issue with EFP0104GM20-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EFP0104GM20-E part is unused and in its original packaging.
Return procedure for EFP0104GM20-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EFP0104GM20-E Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
