AMD EK-VCK190-G-ED-J
- Part No.:
- EK-VCK190-G-ED-J
- Manufacturer:
- AMD
- Package:
- Datasheet:
-
EK-VCK190-G-ED-J.pdf
- Description:
- EVAL VCK190 VERSAL AICORE NO PWR
- Quantity:
- Payment:

- Shipping:

Inventory:3,887
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
Versal™ AI Core Series VCK190 Evaluation Kit from AMD (Xilinx) is a production-ready hardware platform built around the VC1902 adaptive SoC, delivering 100× greater AI inference and signal processing throughput than server-class CPUs, with PCIe Gen4, HDMI, SFP28/QSFP28, DDR4/LPDDR4, and FMC expansion for cloud, 5G, and edge prototyping.
For engineers reviewing the EK-VCK190-G-ED-J datasheet, pinout, applications, or equivalent options, this kit enables rapid validation of Versal AI Core architecture in real-world data center compute, wireless beamforming, cable-access head-end, and automotive ADAS systems using Vivado ML, Vitis, and Vitis AI toolflows.
Technical Context
The EK-VCK190-G-ED-J integrates the VC1902 device - a production-grade Versal AI Core series adaptive SoC featuring AI Engines (64x 4096 MAC/cycle), hardened DSP slices (2,048), and programmable logic (1.9M logic cells) - enabling heterogeneous compute partitioning across scalar, adaptable, and intelligent engines.
It supports co-designed development via standardized interfaces: PCIe Gen4 x16 host connection, dual HDMI 2.0 outputs, quad SFP28 + QSFP28 cages, 2× DDR4-2400 and 2× LPDDR4-4266 memory channels, and two high-pin-count FMC+ connectors compliant with ANSI/VITA 57.1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Device | VC1902 production silicon - full-feature Versal AI Core series adaptive SoC with AI Engines, DSP, and PL fabric. |
| PCIe Interface | PCIe Gen4 x16 - enables high-bandwidth host CPU offload and system-level acceleration in server and network appliances. |
| Video I/O | Dual HDMI 2.0 outputs - supports real-time 4K60 video processing and display for vision-based edge inference. |
| Networking I/O | 4× SFP28 + 1× QSFP28 + RJ-45 - provides flexible 10/25/100G Ethernet connectivity for 5G DFE, test equipment, and cable head-end. |
| Memory Interfaces | 2× DDR4-2400 (72-bit) + 2× LPDDR4-4266 (32-bit) - delivers >100 GB/s aggregate memory bandwidth for AI model streaming and buffering. |
| Expansion | 2× FMC+ (VITA 57.1) - supports third-party ADC/DAC, RF, or sensor mezzanine cards for domain-specific prototyping. |
Availability
EK-VCK190-G-ED-J is available at Aetrix Electronics and suitable for data center compute acceleration, 5G radio beamforming (DFE), and cable-access head-end prototyping requiring stable component supply, pre-validated reference designs, and full toolchain support.
Supply support for EK-VCK190-G-ED-J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Advanced Micro Devices, Inc. (AMD), through its Xilinx division, designs adaptive computing platforms combining FPGA, ASIC, and CPU/GPU architectures for high-performance, low-latency applications.
The EK-VCK190-G-ED-J belongs to the Versal AI Core series evaluation kit product line, engineered specifically to accelerate AI inference, wireless signal processing, and real-time networking workloads in cloud, telco, and automotive domains.
FAQ
What is the primary purpose of the EK-VCK190-G-ED-J evaluation kit?
The EK-VCK190-G-ED-J evaluation kit serves as a complete, production-ready hardware platform for evaluating and prototyping with the Versal AI Core series VC1902 adaptive SoC. It enables engineers to validate AI inference, 5G DFE, and real-time signal processing workloads using pre-built reference designs and full Vitis AI/Vivado ML toolchain integration.
Does the EK-VCK190-G-ED-J include software tools and pre-programmed firmware?
Yes, the EK-VCK190-G-ED-J includes Vivado™ Design Suite licensing, a pre-programmed System Controller SD card for board management, and a blank Versal SD card for user application deployment. All required boot images, reference designs, and Vitis AI examples are accessible via xilinx.com/vck190 and the included documentation.
What memory configurations are supported on the EK-VCK190-G-ED-J?
The EK-VCK190-G-ED-J supports two DDR4-2400 DIMM slots (72-bit wide, ECC-capable) and two LPDDR4-4266 interfaces (32-bit wide). These provide concurrent high-bandwidth access paths optimized for AI model weights (DDR4) and low-latency feature buffers (LPDDR4), both directly interfaced to the VC1902 SoC.
Can the EK-VCK190-G-ED-J be used for automotive ADAS prototyping?
Yes, the EK-VCK190-G-ED-J is explicitly listed for automotive/ADAS prototyping in AMD's official product brief. Its VC1902 SoC delivers deterministic low-latency processing for sensor fusion and neural network inference, while HDMI and FMC+ interfaces support camera input and radar front-end integration in development environments.
What expansion options does the EK-VCK190-G-ED-J provide beyond onboard I/O?
The EK-VCK190-G-ED-J features two FMC+ (ANSI/VITA 57.1) connectors - one HPC and one LPC - enabling direct attachment of third-party mezzanine cards for RF, high-speed ADC/DAC, optical transceivers, or custom sensor interfaces, extending the VC1902's adaptability to domain-specific signal acquisition and processing tasks.
EK-VCK190-G-ED-J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Versal™ AI Core
- Packaging:
- Box
- Product Status:
- Active
- Type:
- FPGA + MCU/MPU SoC
- For Use With/Related Products:
- XCVC1902
- Platform:
- Versal AI Core Adaptive SoC VCK190 Encryption Disabled Japan PCIe Card
- Contents:
- Board(s), Cable(s) - Power Supply Not Included -
EK-VCK190-G-ED-J FAQ
1.How can I place an order for EK-VCK190-G-ED-J through Aetrix?
Please submit a Request for Quotation (RFQ) for EK-VCK190-G-ED-J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EK-VCK190-G-ED-J reliable?
The price and inventory of EK-VCK190-G-ED-J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EK-VCK190-G-ED-J is usually 5 days.
3.What payment methods are accepted for EK-VCK190-G-ED-J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EK-VCK190-G-ED-J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EK-VCK190-G-ED-J?
EK-VCK190-G-ED-J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EK-VCK190-G-ED-J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EK-VCK190-G-ED-J?
For technical support, including EK-VCK190-G-ED-J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EK-VCK190-G-ED-J requirements.
6.How does Aetrix verify that EK-VCK190-G-ED-J is sourced from the original manufacturer or authorized distributors?
All EK-VCK190-G-ED-J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EK-VCK190-G-ED-J meets industry standards.
7.What is the process for return or replacement of EK-VCK190-G-ED-J?
All EK-VCK190-G-ED-J units undergo pre-shipment inspection (PSI). If there is an issue with EK-VCK190-G-ED-J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EK-VCK190-G-ED-J part is unused and in its original packaging.
Return procedure for EK-VCK190-G-ED-J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EK-VCK190-G-ED-J Tags

-
EK-10M08E144
Intel

-
DK-DEV-10M08E144-B
Intel

-
XYLONI
Efinix, Inc.

-
410-328-35
Digilent, Inc.
-
410-376
Digilent, Inc.

-
EK-10CL025U256
Intel

-
P0082
Terasic Inc.

-
SLG4DVKADV
Renesas

-
TEBA0841-02
Trenz Electronic GmbH

-
MPFS-DISCO-KIT
Microchip Technology

-
P0466
Terasic Inc.

-
410-370
Digilent, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

