AMD EK-VMK180-G-ED
- Part No.:
- EK-VMK180-G-ED
- Manufacturer:
- AMD
- Package:
- Datasheet:
-
EK-VMK180-G-ED.pdf
- Description:
- EVAL VMK180 VERSAL PRIME ED
- Quantity:
- Payment:

- Shipping:

Inventory:4,183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The EK-VMK180-G-ED from AMD (Xilinx) is a production-ready evaluation kit built around the Versal™ Prime series VM1802 Adaptive Compute Acceleration Platform (ACAP), delivering heterogeneous compute, programmable logic, and hardened IP for hardware-software co-design in data center storage acceleration, SmartNIC, and 5G xHaul applications.
For engineers reviewing the EK-VMK180-G-ED datasheet, pinout, applications, or equivalent options, key selection considerations include PCIe Gen4 host interface support, HDMI video I/O, SFP28/QSFP28 networking interfaces, DDR4/LPDDR4 memory subsystems, and FMC expansion capability for custom I/O prototyping.
Technical Context
The EK-VMK180-G-ED implements the VM1802 ACAP silicon - featuring dual Arm® Cortex®-A72 application processors, dual Cortex-R5F real-time processors, AI Engines, programmable logic (PL), and a scalable network-on-chip (NoC) - enabling concurrent execution of software-defined control, real-time processing, and hardware-accelerated workloads.
It integrates hardened connectivity including PCIe Gen4 x16 root complex or endpoint, HDMI 2.0 TX/RX, four 25G SFP28 ports, two 100G QSFP28 ports, RJ-45 Gigabit Ethernet, and dual-channel DDR4-2400/LPDDR4-4266 memory controllers, all accessible via standardized Vivado™ and Vitis™ toolflows.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Device | VM1802 ACAP - 1.8M logic cells, 4,096 AI Engines, dual Cortex-A72 + dual Cortex-R5F |
| PCIe Interface | PCIe Gen4 x16 - supports host or endpoint mode for high-bandwidth CPU-FPGA interconnect |
| Video I/O | HDMI 2.0 TX/RX - enables real-time 4K60 video capture and display without external bridge ICs |
| Networking I/O | 4× SFP28 (25G) + 2× QSFP28 (100G) + RJ-45 - full-stack Ethernet/OTN physical layer support |
| Memory Subsystem | DDR4-2400 (up to 64GB) + LPDDR4-4266 (up to 4GB) - dual-channel, independently controlled |
| Expansion | FMC+ (VITA 57.4) and Pmod connectors - supports high-speed analog/digital I/O mezzanine cards |
| Development Tools | Fully supported by Vivado 2023.1+ and Vitis 2023.1+ - includes pre-verified shell, NoC configuration, and reference designs |
Availability
EK-VMK180-G-ED is available at Aetrix Electronics and suitable for data center accelerator development, 5G infrastructure prototyping, and high-speed networking equipment design requiring stable component supply, long-term toolchain compatibility, and production-grade ACAP silicon validation.
Supply support for EK-VMK180-G-ED includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Advanced Micro Devices, Inc. (AMD), following its acquisition of Xilinx, develops adaptive SoC platforms combining processor cores, FPGA fabric, and domain-specific accelerators for heterogeneous computing.
The EK-VMK180-G-ED belongs to the Versal Prime series evaluation platform family, designed specifically to accelerate time-to-prototype for infrastructure workloads demanding both software flexibility and hardware-level performance optimization.
FAQ
What is the primary purpose of the EK-VMK180-G-ED?
The EK-VMK180-G-ED is an evaluation kit for the Versal Prime VM1802 ACAP, intended to enable rapid hardware-software co-design and system validation. It provides production silicon, pre-built infrastructure (including NoC and shell), reference designs, and full Vivado/Vitis tool support - allowing engineers to prototype data center, networking, and video applications without developing custom carrier boards. The EK-VMK180-G-ED targets real-world deployment scenarios, not just logic verification.
Does the EK-VMK180-G-ED include the VM1802 ACAP in production-grade silicon?
Yes, the EK-VMK180-G-ED is equipped with the VM1802 ACAP using production silicon - not engineering samples - ensuring functional and timing accuracy aligned with final shipping devices. This allows hardware validation, firmware bring-up, thermal profiling, and power characterization directly applicable to volume manufacturing. The EK-VMK180-G-ED delivers bitstream compatibility and toolchain alignment with production VM1802-based systems.
Which high-speed interfaces are physically implemented on the EK-VMK180-G-ED board?
The EK-VMK180-G-ED features PCIe Gen4 x16 (via edge connector), HDMI 2.0 TX/RX (Type-A), four SFP28 cages (25G), two QSFP28 cages (100G), one RJ-45 Gigabit Ethernet port, and dual DDR4/LPDDR4 memory channels. All interfaces are routed to validated signal integrity layouts and supported by device-tree overlays and Vitis platform definitions. The EK-VMK180-G-ED does not require add-in cards to access these interfaces.
Can the EK-VMK180-G-ED be used for AI inference acceleration development?
Yes - the EK-VMK180-G-ED hosts the VM1802 ACAP with 4,096 AI Engines optimized for low-precision (INT8/FP16) matrix operations, and is fully supported by Vitis AI 3.0+ for model compilation, quantization, and runtime deployment. Reference designs for CNN inference, LUT-based ML kernels, and hybrid CPU-AI Engine pipelines are included. The EK-VMK180-G-ED enables end-to-end AI acceleration development from host-side API integration to kernel-level optimization.
Is the EK-VMK180-G-ED compatible with standard Xilinx/AMD development tools?
Yes, the EK-VMK180-G-ED is fully supported by Vivado Design Suite 2023.1 and later, and Vitis unified software platform 2023.1 and later. It includes pre-verified platform files, NoC configuration scripts, boot images, and reference designs for PCIe, Ethernet, and video subsystems. The EK-VMK180-G-ED requires no third-party toolchains or vendor-locked extensions - all development flows align with AMD's official documentation and release notes.
EK-VMK180-G-ED Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Versal™ Prime
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- FPGA + MCU/MPU SoC
- For Use With/Related Products:
- XCVM1802
- Platform:
- Versal Prime Adaptive SoC VMK180 Encryption Disabled PCIe Card
- Contents:
- Board(s), Cable(s)
EK-VMK180-G-ED FAQ
1.How can I place an order for EK-VMK180-G-ED through Aetrix?
Please submit a Request for Quotation (RFQ) for EK-VMK180-G-ED on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EK-VMK180-G-ED reliable?
The price and inventory of EK-VMK180-G-ED are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EK-VMK180-G-ED is usually 5 days.
3.What payment methods are accepted for EK-VMK180-G-ED?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EK-VMK180-G-ED transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EK-VMK180-G-ED?
EK-VMK180-G-ED orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EK-VMK180-G-ED order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EK-VMK180-G-ED?
For technical support, including EK-VMK180-G-ED datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EK-VMK180-G-ED requirements.
6.How does Aetrix verify that EK-VMK180-G-ED is sourced from the original manufacturer or authorized distributors?
All EK-VMK180-G-ED products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EK-VMK180-G-ED meets industry standards.
7.What is the process for return or replacement of EK-VMK180-G-ED?
All EK-VMK180-G-ED units undergo pre-shipment inspection (PSI). If there is an issue with EK-VMK180-G-ED, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EK-VMK180-G-ED part is unused and in its original packaging.
Return procedure for EK-VMK180-G-ED:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EK-VMK180-G-ED Tags

-
EK-10M08E144
Intel

-
DK-DEV-10M08E144-B
Intel

-
XYLONI
Efinix, Inc.

-
410-328-35
Digilent, Inc.
-
410-376
Digilent, Inc.

-
EK-10CL025U256
Intel

-
P0082
Terasic Inc.

-
SLG4DVKADV
Renesas

-
TEBA0841-02
Trenz Electronic GmbH

-
MPFS-DISCO-KIT
Microchip Technology

-
P0466
Terasic Inc.

-
410-370
Digilent, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

