AMD EK-VMK180-G-ED-J
- Part No.:
- EK-VMK180-G-ED-J
- Manufacturer:
- AMD
- Package:
- Datasheet:
-
EK-VMK180-G-ED-J.pdf
- Description:
- EVAL VMK180 VERSAL PRIME NO PWR
- Quantity:
- Payment:

- Shipping:

Inventory:4,447
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
Ek-VMK180-G-ED-J from AMD (Xilinx) is a full-featured evaluation kit built around the Versal Prime series VM1802 Adaptive Compute Acceleration Platform (ACAP), delivering heterogeneous compute, programmable logic, and integrated network-on-chip for rapid prototyping of data center storage acceleration, SmartNIC, and 5G xHaul systems.
For engineers reviewing the EK-VMK180-G-ED-J datasheet, pinout, applications, or equivalent options, this kit provides validated PCIe Gen4 host interface, HDMI video I/O, SFP28/QSFP28 networking interfaces, DDR4/LPDDR4 memory subsystems, and FMC expansion support - all pre-integrated with Vivado Design Suite and Vitis unified software platform toolchain compatibility.
Technical Context
The EK-VMK180-G-ED-J implements the VM1802 production silicon - a Versal Prime ACAP featuring dual Arm Cortex-A72 application processors, dual Cortex-R5F real-time processors, AI Engines, programmable logic (PL), and a scalable, low-latency programmable NoC. It supports coherently shared memory across processing domains.
Hardware infrastructure includes PCIe Gen4 x16 root complex, HDMI 2.0 transmitter, dual 10/25/100G Ethernet via QSFP28/SFP28, RJ-45 management port, and dual-channel DDR4-2400 + LPDDR4-4266 memory controllers - all accessible through standardized Xilinx IP shell and reference designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Device | VM1802 ACAP - production-grade Versal Prime silicon with 1.8M logic cells, 128 AI Engines, and hardened NoC |
| Host Interface | PCIe Gen4 x16 root complex - enables high-bandwidth host CPU offload and DMA transfers up to 32 GB/s |
| Video I/O | HDMI 2.0 transmitter - supports 4K@60fps output for video processing and display validation |
| Networking | QSFP28 + SFP28 + RJ-45 - delivers 100G/25G/1G Ethernet connectivity for SmartNIC and xHaul testing |
| Memory Subsystem | DDR4-2400 (2×64-bit) + LPDDR4-4266 (2×32-bit) - dual-channel, independently configurable memory for workload partitioning |
| Expansion | FMC+ (VITA 57.4) and Pmod connectors - supports third-party I/O mezzanine cards and sensor/peripheral prototyping |
| Software Support | Fully supported by Vivado 2023.1+ and Vitis 2023.1+ - enables hardware/software co-design, AI Engine graph programming, and embedded Linux deployment |
Availability
EK-VMK180-G-ED-J is available at Aetrix Electronics and suitable for data center storage acceleration, SmartNIC development, and 5G xHaul system validation requiring stable component supply, long-term toolchain support, and production-ready ACAP evaluation infrastructure.
Supply support for EK-VMK180-G-ED-J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Advanced Micro Devices, Inc. (AMD), following its acquisition of Xilinx, develops adaptive SoCs and FPGA-based platforms for high-performance computing, AI acceleration, and infrastructure applications.
The EK-VMK180-G-ED-J belongs to AMD's Versal Prime evaluation kit product line, designed specifically to accelerate hardware-software co-development for cloud-native accelerators, programmable networking, and real-time signal processing workloads.
FAQ
What is the primary target silicon on the EK-VMK180-G-ED-J evaluation board?
The EK-VMK180-G-ED-J evaluation board integrates the VM1802 - a production-grade Versal Prime ACAP with dual Arm Cortex-A72 cores, dual Cortex-R5F real-time processors, AI Engines, programmable logic, and a hardened network-on-chip. This silicon forms the foundation of all EK-VMK180-G-ED-J hardware validation and software bring-up workflows.
Does the EK-VMK180-G-ED-J support PCIe Gen4 x16 as a root complex or endpoint?
The EK-VMK180-G-ED-J implements PCIe Gen4 x16 in root complex mode, enabling direct connection to host servers for high-throughput accelerator deployment. This configuration allows the EK-VMK180-G-ED-J to act as a PCIe-attached compute node, supporting DMA, BAR mapping, and MSI-X interrupt handling required for data center offload applications using the EK-VMK180-G-ED-J.
Which memory interfaces are physically implemented on the EK-VMK180-G-ED-J board?
The EK-VMK180-G-ED-J board implements two independent memory subsystems: a 2×64-bit DDR4-2400 interface (up to 64 GB) and a 2×32-bit LPDDR4-4266 interface (up to 8 GB). Both are directly connected to the VM1802 ACAP and accessible via AXI interfaces in Vivado and Vitis toolflows for EK-VMK180-G-ED-J system design.
Can the EK-VMK180-G-ED-J be used for HDMI video output verification?
Yes - the EK-VMK180-G-ED-J includes a native HDMI 2.0 transmitter supporting 4K@60fps output. It uses the VM1802's integrated video codec and pixel processing pipeline, and reference designs for HDMI TX are provided in the Vitis Video SDK. This capability is fully validated and documented for EK-VMK180-G-ED-J video processing use cases.
What development tools are officially supported for the EK-VMK180-G-ED-J?
The EK-VMK180-G-ED-J is fully supported by Vivado Design Suite 2023.1 and later, and Vitis unified software platform 2023.1 and later. These tools provide hardware synthesis, AI Engine graph compilation, embedded software build, and system integration flows - all verified and released for EK-VMK180-G-ED-J by AMD.
EK-VMK180-G-ED-J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Versal™ Prime
- Packaging:
- Box
- Product Status:
- Active
- Type:
- FPGA + MCU/MPU SoC
- For Use With/Related Products:
- XCVM1802
- Platform:
- Versal Prime Adaptive SoC VMK180 Encryption Disabled Japan PCIe Card
- Contents:
- Board(s), Cable(s) - Power Supply Not Included -
EK-VMK180-G-ED-J FAQ
1.How can I place an order for EK-VMK180-G-ED-J through Aetrix?
Please submit a Request for Quotation (RFQ) for EK-VMK180-G-ED-J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EK-VMK180-G-ED-J reliable?
The price and inventory of EK-VMK180-G-ED-J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EK-VMK180-G-ED-J is usually 5 days.
3.What payment methods are accepted for EK-VMK180-G-ED-J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EK-VMK180-G-ED-J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EK-VMK180-G-ED-J?
EK-VMK180-G-ED-J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EK-VMK180-G-ED-J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EK-VMK180-G-ED-J?
For technical support, including EK-VMK180-G-ED-J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EK-VMK180-G-ED-J requirements.
6.How does Aetrix verify that EK-VMK180-G-ED-J is sourced from the original manufacturer or authorized distributors?
All EK-VMK180-G-ED-J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EK-VMK180-G-ED-J meets industry standards.
7.What is the process for return or replacement of EK-VMK180-G-ED-J?
All EK-VMK180-G-ED-J units undergo pre-shipment inspection (PSI). If there is an issue with EK-VMK180-G-ED-J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EK-VMK180-G-ED-J part is unused and in its original packaging.
Return procedure for EK-VMK180-G-ED-J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EK-VMK180-G-ED-J Tags

-
EK-10M08E144
Intel

-
DK-DEV-10M08E144-B
Intel

-
XYLONI
Efinix, Inc.

-
410-328-35
Digilent, Inc.
-
410-376
Digilent, Inc.

-
EK-10CL025U256
Intel

-
P0082
Terasic Inc.

-
SLG4DVKADV
Renesas

-
TEBA0841-02
Trenz Electronic GmbH

-
MPFS-DISCO-KIT
Microchip Technology

-
P0466
Terasic Inc.

-
410-370
Digilent, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

