AMD EK-VMK180-G-J
- Part No.:
- EK-VMK180-G-J
- Manufacturer:
- AMD
- Package:
- Datasheet:
-
EK-VMK180-G-J.pdf
- Description:
- EVAL VMK180 VERSAL PRIME NO PWR
- Quantity:
- Payment:

- Shipping:

Inventory:1,431
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The EK-VMK180-G-J from AMD (Xilinx) is a full-featured evaluation kit centered on the Versal Prime series VM1802 Adaptive Compute Acceleration Platform (ACAP), targeting hardware-software co-design for data center storage acceleration, SmartNIC, and 5G xHaul applications. It integrates DDR4/LPDDR4 memory, PCIe Gen4, HDMI, SFP28/QSFP28/RJ-45 interfaces, and FMC expansion capability.
For engineers reviewing the EK-VMK180-G-J datasheet, pinout, applications, or equivalent options, key selection considerations include ACAP architecture validation, pre-verified NoC infrastructure, Vivado/Vitis toolchain support, and production-silicon-based prototyping readiness for networking and compute-intensive workloads.
Technical Context
The EK-VMK180-G-J implements the VM1802 production ACAP silicon - a heterogeneous device combining scalar processors, adaptable engines (AI Engines and programmable logic), and a hardened network-on-chip (NoC) for high-bandwidth, low-latency interconnect. It supports dual ARM Cortex-A72 application processors and dual Cortex-R5F real-time processors.
Its system-level architecture enables concurrent execution of software-defined control, hardware-accelerated data paths, and AI inference tasks. The kit delivers validated I/O subsystems including PCIe Gen4 x16 root port, dual 100G Ethernet via QSFP28, HDMI 2.0 TX/RX, and dual 10G/25G SFP28 ports - all mapped to the VM1802's physical I/O banks and hardened IP blocks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Device | VM1802 production ACAP - 1.8M logic cells, 4,032 AI Engine tiles, 8GB DDR4 + 4GB LPDDR4 memory subsystem |
| PCIe Interface | PCIe Gen4 x16 root port - enables host CPU offload and high-throughput accelerator attachment |
| Networking I/O | Dual QSFP28 (100G each), dual SFP28 (25G each), and RJ-45 (1G/10G) - supports multi-rate Ethernet and OTN transport layer validation |
| Video Interface | HDMI 2.0 TX/RX - supports 4K60 video processing and display pipeline prototyping |
| Expansion | FMC+ (VITA 57.4) and FMC (VITA 57.1) connectors - enable analog, RF, optical, or custom I/O daughter card integration |
| Development Tools | Fully supported by Vivado Design Suite v2023.1+ and Vitis unified software platform - provides hardware compilation, AI model deployment, and runtime profiling |
Availability
EK-VMK180-G-J is available at Aetrix Electronics and suitable for data center storage acceleration, SmartNIC development, and 5G xHaul system validation requiring stable component supply, production-grade silicon verification, and full toolchain compatibility.
Supply support for EK-VMK180-G-J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Advanced Micro Devices, Inc. (AMD), through its Xilinx division, designs adaptive computing platforms that merge software programmability with hardware flexibility.
The Versal Prime series - including the VM1802 silicon used in EK-VMK180-G-J - targets high-performance, power-efficient acceleration for networking, compute, and signal processing applications where traditional CPUs, GPUs, or FPGAs fall short.
FAQ
What is the EK-VMK180-G-J used for?
The EK-VMK180-G-J is an evaluation kit built around the VM1802 ACAP for rapid prototyping of heterogeneous workloads. It enables hardware-software co-design in data center storage acceleration, SmartNICs, and 5G xHaul systems. Engineers use the EK-VMK180-G-J to validate NoC-based data movement, deploy AI Engine kernels, and test PCIe Gen4 and multi-rate Ethernet interfaces with production silicon.
Does the EK-VMK180-G-J include production silicon?
Yes, the EK-VMK180-G-J is equipped with the VM1802 production-grade ACAP device - not engineering samples. This ensures timing-closure accuracy, thermal behavior matching final systems, and compatibility with shipping Vivado and Vitis tool versions. The EK-VMK180-G-J thus serves as a reliable platform for pre-silicon software development and post-silicon system validation.
Which development tools support the EK-VMK180-G-J?
The EK-VMK180-G-J is fully supported by Vivado Design Suite (v2023.1 and later) for RTL and system integration, and the Vitis unified software platform for C/C++/Python-based application development, AI model deployment, and runtime optimization. Both tools provide native support for the VM1802's AI Engines, programmable logic, and hardened IP - essential for leveraging the full capability of the EK-VMK180-G-J.
What memory interfaces does the EK-VMK180-G-J provide?
The EK-VMK180-G-J integrates dual-channel DDR4 (up to 8GB) and LPDDR4 (up to 4GB) memory subsystems, both directly interfaced to the VM1802 ACAP. These are production-configured, calibrated, and validated for high-speed operation - enabling realistic bandwidth testing for storage accelerators, packet buffers, and AI inference buffers during EK-VMK180-G-J evaluation.
Can the EK-VMK180-G-J be used for HDMI-based video applications?
Yes, the EK-VMK180-G-J includes native HDMI 2.0 TX and RX interfaces tied to the VM1802's hardened video codec subsystem. This allows real-time 4K60 video capture, processing, and display - making the EK-VMK180-G-J suitable for evaluating video transcoding pipelines, low-latency streaming, and vision-AI fusion applications using production silicon and verified IP.
EK-VMK180-G-J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Versal™ Prime
- Packaging:
- Box
- Product Status:
- Active
- Type:
- FPGA + MCU/MPU SoC
- For Use With/Related Products:
- XCVM1802
- Platform:
- Versal Prime Adaptive SoC VMK180 Japan PCIe Card
- Contents:
- Board(s), Cable(s) - Power Supply Not Included -
EK-VMK180-G-J FAQ
1.How can I place an order for EK-VMK180-G-J through Aetrix?
Please submit a Request for Quotation (RFQ) for EK-VMK180-G-J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EK-VMK180-G-J reliable?
The price and inventory of EK-VMK180-G-J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EK-VMK180-G-J is usually 5 days.
3.What payment methods are accepted for EK-VMK180-G-J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EK-VMK180-G-J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EK-VMK180-G-J?
EK-VMK180-G-J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EK-VMK180-G-J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EK-VMK180-G-J?
For technical support, including EK-VMK180-G-J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EK-VMK180-G-J requirements.
6.How does Aetrix verify that EK-VMK180-G-J is sourced from the original manufacturer or authorized distributors?
All EK-VMK180-G-J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EK-VMK180-G-J meets industry standards.
7.What is the process for return or replacement of EK-VMK180-G-J?
All EK-VMK180-G-J units undergo pre-shipment inspection (PSI). If there is an issue with EK-VMK180-G-J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EK-VMK180-G-J part is unused and in its original packaging.
Return procedure for EK-VMK180-G-J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EK-VMK180-G-J Tags

-
EK-10M08E144
Intel

-
DK-DEV-10M08E144-B
Intel

-
XYLONI
Efinix, Inc.

-
410-328-35
Digilent, Inc.
-
410-376
Digilent, Inc.

-
EK-10CL025U256
Intel

-
P0082
Terasic Inc.

-
SLG4DVKADV
Renesas

-
TEBA0841-02
Trenz Electronic GmbH

-
MPFS-DISCO-KIT
Microchip Technology

-
P0466
Terasic Inc.

-
410-370
Digilent, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
