STMicroelectronics E-L6561D
- Part No.:
- E-L6561D
- Manufacturer:
- STMicroelectronics
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
E-L6561D.pdf
- Description:
- IC PFC CTRLR TRANSITION 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
E-L6561D from STMicroelectronics is a transition-mode Power Factor Correction (PFC) controller IC designed for AC-DC front-end stages in electronic lamp ballasts, SMPS, and adapters. It features 1% precision internal reference voltage (2.5 V @ Tj = 25°C), ±400 mA totem-pole gate driver output, micro-power start-up current (50 µA typ.), and integrated zero-current detection with disable function on ZCD pin - enabling efficient operation across 85–265 VAC input ranges.
For engineers reviewing the E-L6561D datasheet, E-L6561D pinout, E-L6561D application, or E-L6561D equivalent, key selection considerations include its adjustable dynamic/static overvoltage protection (OVP trigger at 35–45 µA), 4 mA typical operating supply current, transition-mode control architecture, and SO-8 package compatibility with legacy L6560 designs.
Technical Context
The E-L6561D implements a mixed-signal BCD process-based transition-mode PFC controller with an improved multiplier stage enabling stable THD performance across universal mains (85–265 VAC). Its internal 2.5 V reference feeds the error amplifier's non-inverting input, while the multiplier accepts rectified line voltage via pin MULT to generate a sinusoidal current reference.
Zero-current detection on pin ZCD enables boundary-conduction mode timing and supports hardware disable by pulling ZCD ≤ 200 mV - reducing quiescent current to 1.4 mA. The totem-pole output (pin GD) delivers ±400 mA peak drive capability directly into MOSFET/IGBT gates without external buffers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VREF | 2.5 V ±1% @ Tj = 25°C - sets precise output voltage regulation point via R1/R2 feedback divider |
| ISTART | 50 µA typ. - enables low-power auxiliary supply design without dedicated start-up circuitry |
| IQ | 4 mA typ. - minimizes standby losses in continuous conduction during light-load conditions |
| OVP Trigger | 40 µA ±5 µA - dynamic OVP threshold allows programmable overvoltage trip point via R1 value (∆VOUT = R1 × 40 µA) |
| GD Output | ±400 mA peak - drives power switch directly; eliminates need for external gate driver in ≤120 W designs |
| ZCD Disable | VDIS = 150–250 mV - enables system-level sleep mode with <2 mA total supply current |
| Operating VCC | 11–18 V - compatible with standard 12 V bias rails; UVLO turn-on at 12 V ±1 V ensures reliable restart |
Pinout & Package
Package: SO-8 (Small Outline Integrated Circuit, 150 °C/W thermal resistance, JEDEC MS-012AC compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INV) | Inverting input of error amplifier | Connects to voltage divider from regulated output; sets feedback loop gain and stability via external compensation network |
| 2 (COMP) | Error amplifier output | Drives multiplier input; clamped between 2.25 V and 5.8 V to limit current reference range |
| 3 (MULT) | Multiplier input | Accepts scaled rectified line voltage; multiplies with COMP signal to generate sinusoidal current command |
| 4 (CS) | Current sense comparator input | Compares sensed switch current against internal 1.7 V threshold; triggers switching cycle termination |
| 5 (ZCD) | Zero-current detector input | Detects inductor current zero-crossing for boundary-mode timing; grounded to disable device |
| 6 (GND) | Analog/digital ground reference | Common return for control logic, driver, and sensing circuits; must be star-connected to minimize noise coupling |
| 7 (GD) | Gate driver output | Pull-push stage delivering ±400 mA; directly interfaces with N-channel MOSFET/IGBT gate |
| 8 (VCC) | Supply voltage input | Power rail for internal regulator, logic, and driver; includes 2.5 V hysteresis UVLO for robust start-up |
Key Features
| Feature | Design Value |
|---|---|
| Integrated OVP protection | Dynamic (35–45 µA) and static (2.1–2.4 V) thresholds enable dual-stage output overvoltage shutdown without external comparators |
| On-chip current sense filter | Eliminates need for external RC filter on CS pin - reduces component count and layout sensitivity to noise |
| Start-up timer | 70–400 µs internal delay prevents premature switching before VCC reaches UVLO threshold |
| Disable function | ZCD pin double-functionality allows system-level power-down with <2 mA total supply current |
| Mixed BCD technology | Enables high-voltage tolerance (22 V Zener clamp), precision analog blocks, and robust digital logic in single die |
Applications
| Electronic Lamp Ballast | AC-DC Adaptor |
|---|---|
|
Use Scenario: High-efficiency 80 W fluorescent lamp ballast operating from 85–265 VAC mains. IC Role / Device Role / Timing Role: Transition-mode PFC controller regulating boost converter to deliver 400 VDC bus with >0.99 PF and <3.7% THD (with reducer). Use Value: Enables compliance with IEC 61000-3-2 Class C harmonic limits using single-stage PFC without additional filtering components. |
Use Scenario: Universal-input 120 W laptop adapter with active PFC front-end. IC Role / Device Role / Timing Role: Boundary-conduction mode controller synchronizing MOSFET switching to inductor current zero-crossing for minimal EMI and conduction loss. Use Value: Achieves 97.3% efficiency at 265 VAC full load while maintaining <8.1% THD - reducing heatsink size and audible noise. |
| Industrial SMPS | LED Driver Front-End |
|
Use Scenario: 80 W industrial power supply for PLC I/O modules requiring wide-input-range PFC. IC Role / Device Role / Timing Role: Primary-side PFC controller managing boost stage with adaptive OVP to protect downstream DC-DC converters. Use Value: Programmable OVP (via R1) allows safe operation under varying output loads and line surges without sacrificing regulation accuracy. |
Use Scenario: Constant-current LED driver for street lighting with 400 VDC intermediate bus. IC Role / Device Role / Timing Role: Input-stage PFC controller ensuring stable high-voltage bus for isolated flyback LED current regulation. Use Value: Integrated ZCD disable enables seamless dimming interface - pulling ZCD low reduces system standby consumption to <2 mA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transition-mode PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| L6561 | DIP-8 package only; identical electrical specs but higher thermal resistance (100 °C/W vs. SO-8's 150 °C/W) | Suitable for through-hole prototyping or legacy board reuse; lacks surface-mount manufacturability | Select when DIP-8 footprint matches existing PCB or evaluation needs |
| UCC28019 | Fixed-frequency CCM PFC controller; no ZCD pin or transition-mode operation; requires external current sense amplifier | Better suited for >250 W designs where continuous conduction improves efficiency; not drop-in replaceable | Choose for higher-power systems needing tighter current regulation and lower THD at cost of complexity |
Compared with L6561 and UCC28019, E-L6561D offers optimal balance of integration (on-chip ZCD, OVP, reference), low-component-count transition-mode operation, and SO-8 manufacturability - making it ideal for cost-sensitive 80–120 W universal-input PFC stages where THD <5% and PF >0.99 are required.
Availability
E-L6561D is available at Aetrix Electronics and suitable for electronic lamp ballasts, AC-DC adapters, and industrial SMPS requiring stable component supply with guaranteed long-term lifecycle support.
Supply support for E-L6561D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, and automotive ICs with vertical manufacturing capabilities.
E-L6561D belongs to ST's legacy Power Factor Correction controller product line, engineered specifically for cost-effective, high-efficiency transition-mode PFC in lighting and adapter applications - emphasizing integration, reliability, and universal-input operation.
FAQ
What is the purpose of the ZCD pin on E-L6561D?
The ZCD (Zero Current Detection) pin serves two functions: first, it detects inductor current zero-crossing to synchronize switching in transition mode; second, it provides hardware disable capability - pulling ZCD ≤ 200 mV forces the IC into ultra-low-power standby (<2 mA supply current) while retaining full restart functionality upon release.
How does the OVP protection work in E-L6561D?
E-L6561D implements dual-stage OVP: dynamic OVP triggers at ~40 µA error amplifier input current (caused by overvoltage-induced feedback current), forcing immediate switch-off; if overvoltage persists, static OVP activates via internal comparator at 2.25 V threshold, holding the output disabled until reset. Both thresholds are temperature-compensated per Figures 11 and 14.
Can E-L6561D drive a 600 V MOSFET directly?
Yes - the GD pin delivers ±400 mA peak source/sink current with <2 V dropout at 200 mA sink, enabling direct drive of common 600 V N-channel MOSFETs (e.g., STP8NM50, STP5NA50) without external buffers. Layout best practices require short, low-inductance gate traces and local 100 nF decoupling at VCC.
Is E-L6561D pin-compatible with L6560?
Yes - E-L6561D maintains full pin-to-pin and functional compatibility with L6560, including identical SO-8/DIP-8 footprints and register mapping. Key improvements include reduced start-up current (50 µA vs. 100 µA), added ZCD disable, and enhanced multiplier linearity for wider input voltage range (85–265 VAC) with lower THD.
E-L6561D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Mode:
- Discontinuous (Transition)
- Frequency - Switching:
- -
- Current - Startup:
- 50 µA
- Voltage - Supply:
- 11V ~ 18V
- Operating Temperature:
- -25°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
E-L6561D FAQ
1.How can I place an order for E-L6561D through Aetrix?
Please submit a Request for Quotation (RFQ) for E-L6561D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for E-L6561D reliable?
The price and inventory of E-L6561D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for E-L6561D is usually 5 days.
3.What payment methods are accepted for E-L6561D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for E-L6561D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for E-L6561D?
E-L6561D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your E-L6561D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for E-L6561D?
For technical support, including E-L6561D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your E-L6561D requirements.
6.How does Aetrix verify that E-L6561D is sourced from the original manufacturer or authorized distributors?
All E-L6561D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that E-L6561D meets industry standards.
7.What is the process for return or replacement of E-L6561D?
All E-L6561D units undergo pre-shipment inspection (PSI). If there is an issue with E-L6561D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The E-L6561D part is unused and in its original packaging.
Return procedure for E-L6561D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
E-L6561D Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

