My Inquiry
My Account
Microchip Technology EQCO31R20.3
- Part No.:
- EQCO31R20.3
- Manufacturer:
- Microchip Technology
- Category:
- Video Processing
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
EQCO31R20.3.pdf
- Description:
- IC VIDEO EQUALIZER 16QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,438
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
EQCO31R20.3 from Microchip Technology is a 3.125 Gbps asymmetric coaxial equalizer receiver for CoaXPress v1.1 camera interfaces, designed to recover high-speed downlink data over 75Ω coax while transmitting 21 Mbps uplink control signals. It operates at 1.2V supply, consumes ≤60 mA, supports power-over-coax up to 900 mA, and functions across –40°C to +85°C industrial temperature range.
For engineers reviewing the EQCO31R20.3 datasheet, EQCO31R20.3 pinout, EQCO31R20.3 application, or EQCO31R20.3 equivalent, this device serves as the frame-grabber-side receiver in bidirectional machine vision links requiring simultaneous video transport, precise triggering, and remote camera power delivery over a single coax cable.
Technical Context
The EQCO31R20.3 implements an auto-adaptive analog equalizer core that compensates for frequency-dependent attenuation in coax cables up to 212 m at 1.25 Gbps or 105 m at 3.125 Gbps. Its receive path processes 8B/10B NRZ-coded downlink signals with 600 mV input amplitude and delivers LVDS-like 100Ω differential output.
The device integrates a low-frequency (21 Mbps) LVTTL uplink transmitter with programmable amplitude (130 mV typical) and rise/fall time (11 ns typical), using external resistors on AmpR and RiseR pins. It features on-chip 60Ω SDIp/SDIn termination and 2×50Ω SDOp/SDOn output termination, enabling direct interface to coax and FPGA/CPLD receivers without external matching components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Downlink Data Rate | Up to 3.125 Gbps - supports full CoaXPress v1.1 compliance at half-speed tier; performance matches EQCO62R20.3 up to this rate per DS60001302C-page 2. |
| Uplink Data Rate | 21 Mbps - enables nanosecond-precise trigger events and camera control commands from frame grabber to camera. |
| Supply Voltage | 1.15–1.25 V - tight 1.2V ±5% tolerance ensures stable equalizer adaptation and low-jitter output. |
| Supply Current | 60 mA typical (both TX/RX active) - enables low-power frame grabber designs with minimal thermal impact. |
| Operating Temperature | –40°C to +85°C - qualified for industrial machine vision, medical imaging, and surveillance environments. |
| Cable Support | 75Ω coax - compatible with Belden 1694A, Gepco VHD1100, Canare L-7CFB and other legacy/thin flexible cables per Tables 1–3. |
| Power-over-Coax | Up to 900 mA DC - allows full camera powering through same coax used for data, eliminating separate power cabling. |
Pinout & Package
EQCO31R20.3 uses a 16-pin, 0.65 mm pitch, 4 mm × 4 mm × 0.9 mm QFN package with exposed thermal pad. Pin numbering follows standard top-view orientation with pin 1 marked by corner chamfer or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | GND | Signal/power ground reference; multiple pins reduce impedance and improve return-path integrity for high-speed differential paths. |
| 2, 3 | SDIp / SDIn | Differential CML input pair; accepts attenuated 600 mV downlink signal from coax with internal 60Ω-to-VCC termination. |
| 10, 11 | SDOp / SDOn | Differential CML output pair; delivers recovered 2×600 mV LVDS-like signal into 100Ω line with integrated 2×50Ω termination. |
| 5 | LFI | LVTTL uplink input (1.2V swing); accepts 21 Mbps control/trigger signals from host; requires external series resistor for 2.5V/3.3V logic levels. |
| 6 | AmpR | VCC-biased resistor input; sets uplink transmit amplitude (130 mV typical with 1.2 kΩ) to minimize crosstalk into downlink channel. |
| 7 | RiseR | VCC-biased resistor input; controls uplink rise/fall time (11 ns typical with 10 kΩ) to meet CoaXPress jitter and eye-opening requirements. |
| 13, 16 | VCC | 1.2V power supply input; dual pins reduce IR drop and noise coupling into sensitive analog equalizer core. |
| 8, 14, 15 | NC | No-connect terminals; must remain floating; reserved for internal test or future variants. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-adaptive equalization | Real-time analog filter adjustment converges in microseconds to compensate for variable cable loss and dispersion across 1.25–3.125 Gbps. |
| Integrated 2×50Ω output termination | Eliminates need for external resistors on SDOp/SDOn, reducing PCB area and parasitic mismatch in 100Ω differential routing. |
| Programmable uplink driver | AmpR and RiseR pins allow precise tuning of 21 Mbps uplink amplitude and edge rates to meet system-level crosstalk and jitter budgets. |
| CoaXPress v1.1 compliance | Fully implements asymmetric bidirectional link layer including power-over-coax, hot-plug protection, and timing-critical trigger support. |
| Industrial temperature operation | Guaranteed functionality from –40°C to +85°C enables deployment in factory automation, outdoor surveillance, and medical equipment without derating. |
Applications
| Machine Vision Inspection | Broadcast Camera Systems |
|---|---|
Use Scenario: High-speed semiconductor wafer inspection using line-scan cameras with real-time defect analysis. IC Role / Device Role / Timing Role: EQCO31R20.3 acts as the frame grabber-side receiver, recovering 3.125 Gbps image data while delivering sub-10 ns trigger pulses to synchronize illumination and capture. Use Value: Enables single-cable integration of power, video, and control-reducing connector count, EMI, and mechanical complexity in automated optical inspection (AOI) platforms. | Use Scenario: HD/4K studio camera backhaul over long coax runs in live broadcast trucks and OB vans. IC Role / Device Role / Timing Role: EQCO31R20.3 receives uncompressed video downlink and transmits genlock, tally, and lens-control commands via uplink channel. Use Value: Supports >100 m reach on standard Belden 1694A coax at 3.125 Gbps, eliminating need for fiber converters or repeaters in mobile production environments. |
| Traffic Monitoring Systems | Medical Imaging Equipment |
Use Scenario: License plate recognition (LPR) at highway speeds using high-frame-rate cameras mounted on gantries. IC Role / Device Role / Timing Role: EQCO31R20.3 recovers burst-mode video streams while accepting precise hardware triggers from radar or induction loops via uplink. Use Value: Nanosecond-level trigger accuracy ensures consistent exposure timing across varying vehicle speeds, directly improving OCR reliability. | Use Scenario: Endoscopic video transmission in surgical systems where space, weight, and EMI immunity are critical. IC Role / Device Role / Timing Role: EQCO31R20.3 serves as the host-side receiver in compact, fanless imaging processors, handling both video and real-time instrument control. Use Value: Single coax simplifies sterilizable cable assemblies and reduces RF emissions compared to multi-wire alternatives-meeting IEC 60601-1 EMC requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar coaxial equalizer receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| EQCO62R20.3 | Supports 6.25 Gbps downlink (vs. 3.125 Gbps); identical uplink, package, pinout, and PoCXP architecture. | Required for full-bandwidth CoaXPress v1.1 links (>3.125 Gbps); higher power consumption (70 mW vs. 60 mW). | Select EQCO62R20.3 only when system demands >3.125 Gbps; EQCO31R20.3 offers cost and power advantage for mid-bandwidth use cases. |
| MAX9601ETJ+T | Fixed-gain 3.125 Gbps equalizer (no adaptive loop); no integrated uplink transmitter; requires external LVTTL driver and bias-T for PoCXP. | Suitable for unidirectional or externally controlled bidirectional links; lacks native CoaXPress timing and power-handling features. | Choose MAX9601ETJ+T only in non-CoaXPress systems where uplink and power-over-cable are handled separately. |
Compared with EQCO62R20.3 and MAX9601ETJ+T, EQCO31R20.3 uniquely balances CoaXPress v1.1 compliance, adaptive equalization, integrated uplink, and power-over-coax in a single 4 mm QFN-making it optimal for cost-sensitive, mid-bandwidth machine vision designs requiring full standard conformance.
Availability
EQCO31R20.3 is available at Aetrix Electronics and suitable for machine vision inspection, broadcast camera backhaul, traffic monitoring, and medical imaging applications requiring stable component supply, industrial temperature operation, and CoaXPress v1.1 compliance.
Supply support for EQCO31R20.3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global provider of microcontrollers, analog devices, and connectivity solutions, with leadership in timing, interface, and industrial communication ICs.
The EQCO31R20.3 belongs to Microchip's CoaXPress chipset family, engineered specifically for high-reliability, high-bandwidth machine vision and imaging systems requiring deterministic low-latency bidirectional communication over coax.
FAQ
What is the maximum supported downlink data rate for EQCO31R20.3?
The EQCO31R20.3 supports a maximum downlink data rate of 3.125 Gbps, as confirmed in the device introduction and Table 1–3 of DS60001302C. This is the defining speed tier for the "31" variant, distinguishing it from the 6.25 Gbps EQCO62R20.3. The equalizer core adapts automatically across 1.25–3.125 Gbps with guaranteed jitter performance per Table 3-3.
Does EQCO31R20.3 support Power over CoaXPress (PoCXP)?
Yes, EQCO31R20.3 fully supports Power over CoaXPress per the CoaXPress v1.1 standard. It enables up to 900 mA DC power delivery over the same 75Ω coax used for data, with built-in hot-plug protection and compatibility with recommended ferrite beads (FBMH1608HM102) and inductors (10 µH) as specified in Figure 2-1 and Section 2.3.
What are the required external components for EQCO31R20.3 uplink configuration?
For proper uplink operation, EQCO31R20.3 requires three external components: a 1.2 kΩ resistor between AmpR (pin 6) and VCC to set 130 mV transmit amplitude, a 10 kΩ resistor between RiseR (pin 7) and VCC to achieve 11 ns rise/fall time, and a series resistor (3.9 kΩ for 2.5V, 6.2 kΩ for 3.3V) on the LFI (pin 5) input if driven from non-1.2V LVTTL sources.
Is EQCO31R20.3 pin-compatible with EQCO62R20.3?
Yes, EQCO31R20.3 is pin-compatible with EQCO62R20.3, sharing identical 16-pin QFN package, pinout, and footprint per DS60001302C-page 5 and page 18. Both devices use the same VCC, GND, SDIp/SDIn, SDOp/SDOn, LFI, AmpR, and RiseR pin assignments, enabling drop-in replacement in layouts designed for the higher-speed variant.
What is the operating temperature range specified for EQCO31R20.3?
EQCO31R20.3 is rated for industrial operation from –40°C to +85°C, as stated in the Features section and confirmed in Table 3-2 (Electrical Characteristics) of DS60001302C. This range applies under normal operation with VCC = 1.2V ±5%, and is validated across all key parameters including equalizer adaptation, jitter, and uplink timing.
EQCO31R20.3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Driver
- Applications:
- Professional Video
- Standards:
- -
- Control Interface:
- Serial
- Voltage - Supply:
- 1.2V ~ 3.3V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-QFN (4x4)
EQCO31R20.3 FAQ
1.How can I place an order for EQCO31R20.3 through Aetrix?
Please submit a Request for Quotation (RFQ) for EQCO31R20.3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EQCO31R20.3 reliable?
The price and inventory of EQCO31R20.3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EQCO31R20.3 is usually 5 days.
3.What payment methods are accepted for EQCO31R20.3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EQCO31R20.3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EQCO31R20.3?
EQCO31R20.3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EQCO31R20.3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EQCO31R20.3?
For technical support, including EQCO31R20.3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EQCO31R20.3 requirements.
6.How does Aetrix verify that EQCO31R20.3 is sourced from the original manufacturer or authorized distributors?
All EQCO31R20.3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EQCO31R20.3 meets industry standards.
7.What is the process for return or replacement of EQCO31R20.3?
All EQCO31R20.3 units undergo pre-shipment inspection (PSI). If there is an issue with EQCO31R20.3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EQCO31R20.3 part is unused and in its original packaging.
Return procedure for EQCO31R20.3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EQCO31R20.3 Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
