Texas Instruments F2800155QPMRQ1
- Part No.:
- F2800155QPMRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
F2800155QPMRQ1.pdf
- Description:
- AUTOMOTIVE C2000 32-BIT MCU 120-
- Quantity:
- Payment:

- Shipping:

Inventory:995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F2800155QPMRQ1 from Texas Instruments is an automotive-grade real-time microcontroller featuring dual 32-bit C28x CPUs in lockstep at 120MHz, IEEE 754 FPU, Trigonometric Math Unit (TMU), and 128KB ECC-protected flash. It integrates two 4MSPS 12-bit ADCs, 14 ePWM channels (4 with 150ps resolution), one CAN FD/MCAN port, and functional safety certification up to ASIL B for motor control in electric powertrain systems.
For engineers reviewing the F2800155QPMRQ1 datasheet, F2800155QPMRQ1 pinout, F2800155QPMRQ1 application, or F2800155QPMRQ1 equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, 64-pin LQFP package with 37 GPIOs (11 shared with analog), dual-zone security, and support for high-resolution PWM-driven inverter gate timing in automotive DC/DC converters and on-board chargers.
Technical Context
The F2800155QPMRQ1 implements a lockstep dual-C28x CPU architecture with hardware redundancy checking, enabling ASIL B compliance without significant software overhead. Its real-time signal chain includes tightly coupled 4MSPS ADCs with four post-processing blocks per converter and integrated windowed comparators with 12-bit DACs for fast overcurrent protection.
System-level timing is managed via dual internal 10MHz oscillators, crystal/external clock input, windowed watchdog, missing-clock detection, and Dual-Clock Comparator (DCC). The device operates at 1.2V core and 3.3V I/O with internal VREG and brownout reset, supporting automotive ambient temperatures from –40°C to 125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual 32-bit C28x cores in lockstep with hardware fault detection for ASIL B compliance |
| Max Clock Frequency | 120MHz - enables sub-microsecond loop execution for high-frequency motor control |
| Flash Memory | 128KB (64KW) ECC-protected - supports secure firmware updates and robust code storage |
| RAM | 36KB (18KW) with ECC/parity protection - ensures data integrity in safety-critical variables |
| ADC Performance | Two 12-bit ADCs at 4MSPS with 4 post-processing blocks each - enables simultaneous sampling and real-time filtering of current/voltage feedback |
| ePWM Channels | 14 total, including 4 with 150ps resolution - supports precise dead-time insertion and multilevel inverter topologies |
| Functional Safety | ISO 26262 ASIL B certified by TÜV SÜD - reduces system-level validation effort for automotive power electronics |
| Operating Temperature | –40°C to 125°C ambient - qualified for under-hood automotive applications per AEC-Q100 Grade 1 |
Pinout & Package
Package: 64-pin Low-profile Quad Flatpack (LQFP), 12mm × 12mm body size, 10mm × 10mm nominal footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO, VDDA | Power supply inputs | Separate 1.2V core, 3.3V I/O, and analog supplies enable noise isolation and stable ADC reference |
| VSS, VSSA | Ground returns | Dedicated analog ground (VSSA) minimizes coupling between digital switching and precision analog measurements |
| XRSn | Reset input | Active-low asynchronous reset with internal pull-up - ensures deterministic startup after power-on or fault recovery |
| X1, X2 | Crytal oscillator terminals | Support external crystal or clock source for precise timing; configurable as GPIO when INTOSC used |
| TCK, TMS, TDI, TDO | JTAG debug interface | IEEE 1149.1-compliant boundary scan and emulation - enables in-circuit debugging and production test |
| A0/C15/CMP1_DACL | Analog input / comparator DAC output | Shared pin supports ADC channel 0 or 12-bit ramp generator output for fast overcurrent trip signaling |
| GPIO0–GPIO36 | General-purpose I/O | 37 programmable pins (11 shared with analog functions) - provides flexible signal routing for PWM, capture, and communication interfaces |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core lockstep execution | Hardware-enforced instruction-level redundancy eliminates need for software-based voting, reducing CPU load and latency in safety-critical loops |
| Trigonometric Math Unit (TMU) | Accelerates sine/cosine/arctan calculations in <100ns - critical for field-oriented motor control coordinate transformations |
| VCRC engine | Hardware CRC computation for flash memory and RAM integrity checks - meets ISO 26262 memory diagnostic coverage requirements |
| Embedded Pattern Generator (EPG) | Autonomous waveform generation for PWM testing and fault injection - enables automated functional safety diagnostics without CPU intervention |
| Dual-zone security | Independent code/data access control for bootloader and application zones - prevents unauthorized firmware modification in production ECUs |
| Zero-pin boot mode | Boot configuration determined by internal fuses only - eliminates external strapping pins and simplifies PCB layout |
Applications
| Automotive Inverter Control | On-Board Charger (OBC) |
|---|---|
Use Scenario: Real-time control of 3-phase IGBT/SiC inverter stages in hybrid/electric vehicle traction systems. IC Role / Device Role / Timing Role: Primary controller executing field-oriented control (FOC) loops at >20kHz with synchronized ADC sampling and 150ps-resolution PWM edge placement. Use Value: Enables precise torque regulation and thermal management via integrated ADC post-processing and hardware trip zones. | Use Scenario: Bidirectional AC/DC and DC/DC conversion in automotive OBC modules supporting 11kW+ charging rates. IC Role / Device Role / Timing Role: System orchestrator managing PFC and LLC stages, coordinating CAN FD communication with vehicle battery management system (BMS). Use Value: Reduces component count with integrated PMBus, dual CAN FD, and 4MSPS ADCs for isolated voltage/current sensing. |
| DC/DC Converter for ADAS | Body Control Module (BCM) |
Use Scenario: High-efficiency 48V-to-12V/5V conversion powering radar ECU, camera modules, and domain controllers. IC Role / Device Role / Timing Role: Digital power controller implementing peak-current-mode control with cycle-by-cycle current limiting and soft-start sequencing. Use Value: Achieves <1% output regulation error using 12-bit ADCs with hardware averaging and 150ps PWM resolution. | Use Scenario: Centralized control of door locks, window lifts, lighting, and HVAC actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Main MCU handling LIN communication to slave nodes, PWM dimming for LED lighting, and GPIO-driven relay control. Use Value: Integrates LIN, multiple UARTs, and 37 GPIOs in single AEC-Q100 Grade 1 package - eliminates need for companion transceivers and discrete logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F2800157-Q1 | 256KB flash, same 120MHz dual-core lockstep, identical peripheral set except larger memory | Preferred for complex motor control algorithms requiring >128KB code space or dual independent firmware images | Select when firmware complexity exceeds 128KB or when future-proofing for feature expansion is required |
| TMS320F2800153-Q1 | 64KB flash, 48-pin HTQFP package, reduced GPIO count (27 pins), same 120MHz core and ADC performance | Suitable for cost-sensitive, space-constrained applications like seat control modules or small DC/DC converters | Select when board area and BOM cost are primary constraints and memory requirement is ≤64KB |
Compared with TMS320F2800157-Q1 and TMS320F2800153-Q1, F2800155QPMRQ1 delivers optimal balance of memory capacity (128KB), I/O count (37 GPIOs), and package size (64-pin LQFP) for mid-tier automotive power electronics where scalability and footprint are both critical.
Availability
F2800155QPMRQ1 is available at Aetrix Electronics and suitable for automotive powertrain control, on-board charger (OBC) design, and body electronics applications requiring stable component supply across extended product lifecycles.
Supply support for F2800155QPMRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with leadership in automotive and industrial markets.
The TMS320F280015x product line is designed for ultra-low-latency real-time control in power electronics, targeting efficiency-critical applications such as motor drives, digital power supplies, and battery management systems.
FAQ
What is the functional safety certification status of F2800155QPMRQ1?
F2800155QPMRQ1 is ISO 26262 certified up to ASIL B by TÜV SÜD and IEC 61508 certified up to SIL 2. It includes hardware features such as lockstep dual-C28x CPUs, memory ECC/parity, VCRC engine, and memory built-in self-test (MPOST) to support systematic and random hardware fault mitigation in automotive safety applications.
Which package does F2800155QPMRQ1 use and what are its key mechanical dimensions?
F2800155QPMRQ1 uses the 64-pin Low-profile Quad Flatpack (LQFP) package with PN suffix, measuring 12mm × 12mm overall and 10mm × 10mm body size. This package supports 37 GPIOs (11 shared with analog functions), includes thermal pad compatibility, and is qualified for AEC-Q100 Grade 1 operation from –40°C to 125°C ambient.
Does F2800155QPMRQ1 support CAN FD and how many CAN interfaces does it have?
F2800155QPMRQ1 includes one Controller Area Network with Flexible Data-Rate (CAN FD/MCAN) bus port and one legacy CAN (DCAN) port. The MCAN interface supports bit rates up to 5 Mbps and payload sizes up to 64 bytes, enabling high-bandwidth communication with battery management systems and domain controllers in modern vehicle architectures.
What ADC capabilities does F2800155QPMRQ1 provide for motor current sensing?
F2800155QPMRQ1 integrates two 12-bit analog-to-digital converters operating at 4MSPS with up to 21 external input channels (11 shared with GPIO). Each ADC includes four post-processing blocks for hardware-based averaging, offset calibration, and high-speed triggering - enabling accurate, low-latency current sensing for field-oriented control in inverter applications.
How does the dual-core lockstep architecture in F2800155QPMRQ1 improve reliability in automotive applications?
The dual-core lockstep architecture in F2800155QPMRQ1 executes identical instructions on two C28x CPUs with cycle-synchronized comparison logic. Any mismatch triggers immediate fault signaling and safe state entry. This hardware-level redundancy achieves ASIL B compliance without software voting overhead, ensuring deterministic response to transient faults in safety-critical powertrain control loops.
F2800155QPMRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-LQFP
- Series:
- C2000™ C28x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- TMS320C28x
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, I2S, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 18K x 16
- Voltage - Supply (Vcc/Vdd):
- 2.8V ~ 3.63V
- Data Converters:
- A/D 21x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F2800155QPMRQ1 FAQ
1.How can I place an order for F2800155QPMRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for F2800155QPMRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F2800155QPMRQ1 reliable?
The price and inventory of F2800155QPMRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F2800155QPMRQ1 is usually 5 days.
3.What payment methods are accepted for F2800155QPMRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F2800155QPMRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F2800155QPMRQ1?
F2800155QPMRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F2800155QPMRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F2800155QPMRQ1?
For technical support, including F2800155QPMRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F2800155QPMRQ1 requirements.
6.How does Aetrix verify that F2800155QPMRQ1 is sourced from the original manufacturer or authorized distributors?
All F2800155QPMRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F2800155QPMRQ1 meets industry standards.
7.What is the process for return or replacement of F2800155QPMRQ1?
All F2800155QPMRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with F2800155QPMRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F2800155QPMRQ1 part is unused and in its original packaging.
Return procedure for F2800155QPMRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F2800155QPMRQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

