Texas Instruments F2800155SPNR
- Part No.:
- F2800155SPNR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
F2800155SPNR.pdf
- Description:
- C2000 32-BIT MCU 120-MHZ 128-KB
- Quantity:
- Payment:

- Shipping:

Inventory:4,883
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F2800155SPNR from Texas Instruments is a dual-core C28x real-time microcontroller with lockstep architecture, 120MHz operation, IEEE 754 FPU, TMU, and VCRC engine. It integrates 128KB ECC-protected flash, 36KB ECC/parity-protected RAM, two 4MSPS 12-bit ADCs, 14 ePWM channels (4 with 150ps resolution), one CAN FD port, and functional safety certification up to ASIL B for automotive motor control and digital power applications.
For engineers reviewing the F2800155SPNR datasheet, F2800155SPNR pinout, F2800155SPNR application, or F2800155SPNR equivalent, key selection criteria include dual-C28x lockstep execution, 128KB flash size, 120MHz clock speed, CAN FD interface support, and AEC-Q100 Grade 1 qualification in the 64-pin LQFP package.
Technical Context
The F2800155SPNR implements two identical TMS320C28x CPUs operating in lockstep for fault detection, with shared memory and synchronized instruction execution. Its real-time control subsystem includes dedicated hardware accelerators - Trigonometric Math Unit (TMU) for sine/cosine/arctan, and VCRC engine for fast CRC computation - tightly coupled to the CPU pipeline.
System-level timing is managed via dual internal 10MHz oscillators, crystal/external clock input, PLL-based frequency synthesis, windowed watchdog timer, missing-clock detection, and Dual-Clock Comparator (DCC). The analog subsystem features two independent 12-bit ADCs with four post-processing blocks each and one full-featured CMPSS with 12-bit DAC plus three CMPSS_LITE modules.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual 32-bit TMS320C28x cores in lockstep for ASIL B functional safety compliance |
| Max Clock Frequency | 120 MHz - enables deterministic sub-microsecond loop execution for high-speed motor control |
| Flash Memory | 128 KB (64 KW) ECC-protected - supports secure firmware updates and robust code storage |
| RAM | 36 KB (18 KW) with ECC/parity protection - ensures data integrity in safety-critical variables and buffers |
| ADC Performance | Two 12-bit ADCs at 4 MSPS with 21 external channels - delivers high-resolution current/voltage sampling for multilevel inverters |
| ePWM Resolution | 14 channels total; 4 with 150 ps high-resolution capability - enables precise dead-time control and fine-grained PWM modulation |
| Communication Interfaces | 1× CAN FD, 1× PMBus, 2× I²C, 3× SCI (UART), 1× LIN, 1× SPI - supports mixed-signal system integration with power management ICs and sensors |
| Operating Temperature | –40°C to +125°C ambient - qualified for under-hood automotive and industrial power electronics environments |
Pinout & Package
Package: 64-pin Low-profile Quad Flatpack (LQFP), 12 mm × 12 mm body, 0.5 mm pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO, VDDA | Power supply inputs | 1.2V core, 3.3V I/O, and 3.3V analog supplies - require separate decoupling per domain for noise immunity |
| VSS, VSSA | Ground terminals | Digital and analog ground planes must be partitioned and joined at single point near regulator to minimize coupling |
| XRSn | Active-low reset input | Asynchronous reset signal; asserted low resets CPU, peripherals, and registers without requiring clock |
| X1, X2 | Crystal oscillator terminals | Supports external 1–20 MHz crystal; when unused, configurable as GPIO224/X2 and GPIO19/X1 |
| TCK, TMS, TDI, TDO | JTAG debug interface | IEEE 1149.1-compliant boundary scan and emulation; TDI/TDO also serve as GPIO35/GPIO37 in cJTAG mode |
| A0/C15/CMP1_DACL | Analog input / comparator DAC output | Shared pin for ADC channel 0, CAN1 receive, and CMPSS ramp generator DAC output - requires careful muxing in software |
| GPIO0–GPIO37 | General-purpose I/O | 52 total GPIOs across packages; 37 available on 64-pin variant - 11 shared with analog inputs, 4 with JTAG signals |
Key Features
| Feature | Design Value |
|---|---|
| Dual-C28x Lockstep Execution | Hardware-enforced instruction-by-instruction comparison between two cores eliminates need for software-based safety checks |
| Trigonometric Math Unit (TMU) | Accelerates sine, cosine, arctan, and magnitude calculations in <10 cycles - critical for field-oriented motor control loops |
| VCRC Engine | Hardware CRC-16/32 computation in single cycle - enables fast checksum validation of flash sectors and communication payloads |
| Embedded Pattern Generator (EPG) | Generates complex PWM waveforms (e.g., interleaved, phase-shifted) autonomously - offloads CPU during multi-phase inverter control |
| Dual-Zone Security | Separate secure boot and runtime zones with JTAGLOCK and zero-pin boot - prevents unauthorized firmware access and debugging |
| Functional Safety Certification | ISO 26262 ASIL B and IEC 61508 SIL 2 certified by TÜV SÜD - reduces system-level FMEDA effort for automotive OEMs |
Applications
| Automotive Inverter Control | Industrial Motor Drive |
|---|---|
Use Scenario: Controlling 3-phase traction inverter in hybrid electric vehicle powertrain with active short-circuit protection and torque ripple minimization. IC Role / Device Role / Timing Role: Real-time controller executing field-oriented control (FOC) at 20 kHz, managing gate drivers, sensing DC-link voltage/current, and communicating via CAN FD. Use Value: 150 ps ePWM resolution enables precise dead-time insertion and reduced switching losses; dual ADCs sample all three phase currents simultaneously. | Use Scenario: Closed-loop servo control of industrial robotic arm joint motors requiring nanosecond-level timing precision and thermal derating monitoring. IC Role / Device Role / Timing Role: Central motion controller running position/velocity/torque loops, interfacing with absolute encoders via eQEP, and regulating power stage via 14-channel ePWM. Use Value: Two eQEP modules with CW/CCW support decode quadrature signals from dual redundant encoders; TMU accelerates inverse Park transform for real-time FOC. |
| On-Board Charger (OBC) | DC/DC Converter Control |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV on-board charger with PFC + LLC topology and ISO 15118-compliant communication stack. IC Role / Device Role / Timing Role: Primary controller managing interleaved PFC stages, resonant LLC control, thermal monitoring, and PMBus communication with secondary controllers. Use Value: 128KB flash stores dual firmware images for fail-safe OTA updates; CAN FD handles high-bandwidth vehicle network telemetry and charging handshake. | Use Scenario: High-efficiency 48V-to-12V bidirectional DC/DC converter in server power supply or automotive 48V mild-hybrid system. IC Role / Device Role / Timing Role: Digital controller implementing peak-current-mode control with adaptive compensation, synchronous rectification, and fault logging. Use Value: Integrated CMPSS with 12-bit DAC provides fast overvoltage/overcurrent trip response (<100 ns); eCAP modules capture switching node transitions for loss analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F2800155PMR | Same silicon die, identical electrical specs, same 64-pin LQFP package - only marking and reel packaging differ | No functional difference; both qualified for automotive Grade 1 (AEC-Q100) and industrial use | Select F2800155SPNR for tape-and-reel delivery with TI's standard part numbering; F2800155PMR is functionally identical but may vary in packaging logistics |
| TMS320F2800157SPNR | Higher flash (256KB vs. 128KB), same 120MHz dual-C28x lockstep core, identical peripherals and package options | Better suited for applications requiring larger firmware image, bootloader + application separation, or future feature expansion | Choose F2800155SPNR where cost-sensitive designs meet 128KB flash requirement; upgrade to F2800157SPNR only if additional memory or future-proofing is needed |
Compared with TMS320F2800155SPNR, the F2800155PMR offers identical functionality with no design impact, while the F2800157SPNR adds 128KB flash capacity without altering timing, peripheral count, or safety certification - making it a direct memory-upgrade path for scalable platform designs.
Availability
F2800155SPNR is available at Aetrix Electronics and suitable for automotive powertrain control, industrial motor drives, on-board chargers, and DC/DC converters requiring stable component supply, long-term lifecycle support, and AEC-Q100 Grade 1 qualification.
Supply support for F2800155SPNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and digital signal processing technologies with over 90 years of innovation in power electronics and automotive systems.
The TMS320F280015x product line is designed for cost-optimized, ultra-low-latency real-time control in power electronics - targeting efficiency-critical applications including motor control, digital power conversion, and battery management systems.
FAQ
What is the functional safety certification status of the F2800155SPNR?
The F2800155SPNR is ISO 26262 certified up to ASIL B and IEC 61508 certified up to SIL 2 by TÜV SÜD. It was developed specifically for functional safety applications with systematic capability up to ASIL D and SIL 3, and hardware integrity up to ASIL B and SIL 2. Documentation supporting system-level safety design is available from Texas Instruments for both standards.
Does the F2800155SPNR support CAN FD communication?
Yes, the F2800155SPNR includes one Controller Area Network with Flexible Data-Rate (CAN FD/MCAN) bus port compliant with ISO 11898-1:2015. It supports data rates up to 5 Mbps in FD mode and maintains full backward compatibility with classical CAN 2.0B networks, enabling high-bandwidth diagnostics and firmware updates in automotive and industrial systems.
What package and pin count does the F2800155SPNR use?
The F2800155SPNR uses a 64-pin Low-profile Quad Flatpack (LQFP) package, designated as PM suffix in TI's nomenclature. It measures 12 mm × 12 mm with 0.5 mm pitch and provides 37 GPIOs (11 shared with analog inputs and 4 shared with JTAG signals), along with dedicated power, ground, clock, and debug pins.
How much on-chip memory does the F2800155SPNR have?
The F2800155SPNR includes 128KB (64KW) of single-bank flash memory with ECC protection and 36KB (18KW) of on-chip RAM - 4KB M0-M1 RAM and 32KB LS0-LS1 RAM - all protected with ECC or parity. This memory configuration supports secure boot, dual-application storage, and real-time variable buffering for motor control and power conversion algorithms.
What analog peripherals are integrated into the F2800155SPNR?
The F2800155SPNR integrates two 12-bit Analog-to-Digital Converters (ADCs) capable of 4 MSPS sampling, supporting up to 21 external channels (11 shared with GPIO). It also includes one full-featured CMPSS with 12-bit reference DACs and three CMPSS_LITE modules with 9.5-bit effective DACs, plus digital glitch filters and COMPDACOUT for comparator output conditioning.
F2800155SPNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- TMS320C28x
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 18K x 16
- Voltage - Supply (Vcc/Vdd):
- 2.8V ~ 3.63V
- Data Converters:
- A/D 21x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F2800155SPNR FAQ
1.How can I place an order for F2800155SPNR through Aetrix?
Please submit a Request for Quotation (RFQ) for F2800155SPNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F2800155SPNR reliable?
The price and inventory of F2800155SPNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F2800155SPNR is usually 5 days.
3.What payment methods are accepted for F2800155SPNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F2800155SPNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F2800155SPNR?
F2800155SPNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F2800155SPNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F2800155SPNR?
For technical support, including F2800155SPNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F2800155SPNR requirements.
6.How does Aetrix verify that F2800155SPNR is sourced from the original manufacturer or authorized distributors?
All F2800155SPNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F2800155SPNR meets industry standards.
7.What is the process for return or replacement of F2800155SPNR?
All F2800155SPNR units undergo pre-shipment inspection (PSI). If there is an issue with F2800155SPNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F2800155SPNR part is unused and in its original packaging.
Return procedure for F2800155SPNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F2800155SPNR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

