Texas Instruments F280033SPN
- Part No.:
- F280033SPN
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
F280033SPN.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F280033SPN from Texas Instruments is a C28x-based real-time microcontroller designed for power electronics control, featuring a 120-MHz 32-bit DSP core with IEEE 754 FPU, 128KB flash (ECC-protected), 69KB RAM (ECC-protected), and 16 ePWM channels with 8 high-resolution (150-ps) outputs. It integrates three 4-MSPS 12-bit ADCs, four windowed comparators (CMPSS), two buffered DACs, and supports CAN FD, FSI (200Mbps), and dual CAN interfaces - deployed in servo drives and solar inverters.
For engineers reviewing the F280033SPN datasheet, F280033SPN pinout, F280033SPN application, or F280033SPN equivalent, this page delivers verified specifications, package mapping to 80-pin LQFP (PN), functional safety readiness (ASIL B/SIL 2 capable), and confirmed alternative options for motor control and digital power designs.
Technical Context
The F280033SPN implements a deterministic real-time control architecture centered on the C28x CPU running at 120 MHz with hardware-accelerated math (FPU, TMU, VCRC) and no CLA or CLB blocks - distinguishing it from higher-tier F28003x variants. Its analog subsystem tightly couples three 12-bit ADCs (4 MSPS, 250 ns conversion time) with CMPSS modules and 2 buffered DACs for closed-loop feedback in switching power stages.
Control peripherals include 16 ePWM channels (8 with 150-ps HRPWM resolution), 3 eCAP modules (1 with HRCAP), 2 eQEP modules, and 8 SDFM input channels. Communication is supported via 1 DCAN, 1 MCAN (CAN FD), 2 SPI, 2 SCI, 2 I²C, 2 LIN, 1 PMBus, and 1 FSI interface - all accessible on the 80-pin PN package with validated pin multiplexing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit DSP at 120 MHz with IEEE 754 FPU, TMU, and VCRC instructions |
| Flash Memory | 128KB (64KW) ECC-protected, organized as two 64KB banks for concurrent execute-and-program |
| RAM | 69KB (34.5KW) ECC-protected: 4KB M0-M1, 32KB LS0-LS7, 32KB GS0-GS3, 1KB message RAM |
| Analog Subsystem | Three 12-bit ADCs (4 MSPS, 250 ns conversion time), 4 CMPSS with 12-bit reference DACs, 2 buffered DAC outputs |
| ePWM | 16 channels; 8 support high-resolution mode (150-ps step size) with integrated dead-band and trip-zone protection |
| Package & Temp | 80-pin LQFP (PN), –40°C to 125°C ambient, –40°C to 150°C junction |
| Functional Safety | ASIL B / SIL 2 certified by TÜV SÜD (for Q100-qualified variants); F280033SPN supports same safety architecture |
Pinout & Package
80-pin Low-profile Quad Flatpack (LQFP, PN suffix), 14 mm × 14 mm body size, 0.5 mm pitch, RoHS-compliant, thermally enhanced for industrial power applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO | I/O Power Supply | 3.3-V supply for GPIO, peripheral I/O, and analog reference; internal VREG enables single-supply operation |
| VDDA | Analog Power | Dedicated 3.3-V analog supply for ADC, CMPSS, DAC, and analog comparators; low-noise routing required |
| GPIO0–GPIO38 | General-Purpose I/O | 39 programmable pins supporting muxed functions including ePWM, eCAP, eQEP, SPI, SCI, I²C, CAN, FSI, and CLB signals |
| ADCIN0–ADCIN17 | Analog Input | 18 external single-ended ADC channels (plus 2 gpdac outputs), mapped across GPIO pins with dedicated analog routing |
| CANRX/CANTX | CAN Bus Interface | DCAN physical layer interface (ISO 11898-1 compliant); requires external transceiver for bus connection |
| MCFRX/MCFTX | CAN FD Interface | MCAN physical layer supporting flexible data-rate up to 5 Mbps; independent from DCAN module |
| FSIRX/FSITX | Fast Serial Interface | 200-Mbps isolated serial link with built-in error detection; used for host-to-MCU diagnostics or firmware updates |
| XCLKIN/XCLKOUT | Crystal Oscillator | Supports crystal (1–20 MHz) or external clock source; internal PLL generates 120-MHz system clock |
Key Features
| Feature | Design Value |
|---|---|
| High-Resolution PWM | 8 ePWM channels deliver 150-ps timing resolution for GaN/SiC gate drive precision and reduced dead-time uncertainty |
| Real-Time Analog Signal Chain | Tight coupling of 4-MSPS ADCs, CMPSS with 12-bit DAC references, and buffered DACs enables sub-microsecond loop closure in motor current control |
| Robust Isolated Communication | FSI interface provides 200-Mbps bidirectional link across isolation barriers without external level shifters or optocouplers |
| Dual CAN Capability | Independent DCAN (Classical) and MCAN (CAN FD) controllers allow simultaneous legacy and high-speed network communication in EV charging stations |
| Functional Safety Architecture | Hardware BIST, MPOST, ERAD, windowed watchdog, dual-clock comparator, and ECC memory support systematic ASIL B compliance |
Applications
| AC Inverter & VF Drives | Single & Multi-Axis Servo Drives |
|---|---|
Use Scenario: Control of 3-phase AC induction motors in HVAC compressors and industrial pumps using space-vector modulation. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms with synchronized PWM generation, ADC sampling, and fault response under 1-µs latency. Use Value: Enables >20-kHz switching frequencies with precise current sensing and fast overcurrent shutdown via integrated trip zones and CMPSS. | Use Scenario: Position and torque control in robotic joint actuators requiring coordinated multi-axis motion profiles. IC Role / Device Role / Timing Role: Master controller managing eQEP feedback, ePWM output, and SDFM-based resolver decoding with deterministic interrupt latency. Use Value: Delivers <500-ns jitter on ePWM edges and hardware-accelerated trigonometric calculations (TMU) for real-time inverse kinematics. |
| Solar Energy – String Inverters | EV Charging Infrastructure – DC Pile Stations |
Use Scenario: MPPT tracking and grid-synchronization in residential/commercial string inverters with anti-islanding protection. IC Role / Device Role / Timing Role: Dual-role processor handling high-frequency DC-DC control (boost stage) and 50/60-Hz grid-tie inverter control with harmonic compensation. Use Value: Integrated 4-MSPS ADCs sample voltage/current simultaneously across multiple strings; FSI enables secure firmware updates without service interruption. | Use Scenario: Bidirectional power conversion and communication stack in liquid-cooled DC fast chargers (up to 250 kW). IC Role / Device Role / Timing Role: Central controller managing CAN FD battery communication, DC-DC regulation, thermal monitoring, and ISO 15118 handshake via SCI/LIN. Use Value: Dual CAN interfaces isolate battery management traffic (CAN FD) from vehicle handshake (Classical CAN), while AES accelerator secures OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F280034PN | Same 80-pin LQFP package, 128KB flash, but includes CLA and CLB blocks; higher cost and code footprint | Required when offloading PID loops to CLA or implementing FPGA-like logic with CLB tiles | Select F280034PN only if CLA/CLB functionality is needed; F280033SPN reduces BOM and software complexity for basic FOC or scalar control |
| TMS320F280037CPN | 256KB flash, 4-tile CLB, same 80-pin LQFP; lacks CLA but adds more analog resources and memory | Better suited for complex multi-loop systems (e.g., dual-motor drives) requiring larger code storage and post-processing blocks | Choose F280037CPN when scaling firmware beyond 128KB or needing additional PPB resources per ADC channel |
Compared with F280034PN and F280037CPN, the F280033SPN delivers optimized cost-performance for entry-level digital power and motor control where CLA acceleration and extended memory are unnecessary - retaining full 120-MHz C28x performance, 16-channel ePWM, and dual CAN FD capability in the same PN package.
Availability
F280033SPN is available at Aetrix Electronics and suitable for AC inverter modules, servo drive power stages, and solar string inverters requiring stable component supply across automotive-grade temperature ranges and long-life industrial programs.
Supply support for F280033SPN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in real-time control, power management, and signal chain solutions.
The TMS320F28003x product line was developed specifically for ultra-low-latency power electronics control - targeting motor drives, solar inverters, EV charging, and digital power supplies leveraging SiC/GaN devices.
FAQ
What is the maximum operating frequency of the C28x CPU in F280033SPN?
The C28x CPU in F280033SPN operates at a maximum frequency of 120 MHz, enabled by an internal PLL driven from either an external crystal (1–20 MHz) or oscillator. This frequency is sustained across the full industrial temperature range (–40°C to 125°C ambient) and supports deterministic real-time execution of control algorithms with sub-microsecond interrupt latency. The F280033SPN achieves this without CLA assistance, relying solely on the optimized C28x+FPU+TMU instruction set.
Does F280033SPN support functional safety certification for automotive use?
Yes, F280033SPN shares the same functional safety architecture as its AEC-Q100 qualified counterparts (e.g., F280033-Q1). It includes hardware features required for ASIL B / SIL 2 compliance - such as ECC memory, hardware BIST, MPOST, dual-clock comparator, windowed watchdog, and ERAD - and is supported by TI's ISO 26262 documentation package. While F280033SPN itself is not AEC-Q100 certified, its design lineage and safety mechanisms are identical to qualified variants.
How many ADC channels does F280033SPN support in the 80-pin PN package?
In the 80-pin LQFP (PN) package, F280033SPN supports 18 external single-ended ADC input channels (ADCIN0–ADCIN17), plus two additional channels derived from the gpdac outputs - totaling 20 usable analog inputs. All three integrated 12-bit ADCs operate at 4 MSPS with 250 ns conversion time and share access to the 18-pin analog input mux, with full post-processing block (PPB) support per ADC.
What communication interfaces are available on F280033SPN for isolated host interaction?
F280033SPN includes the Fast Serial Interface (FSI) with one transmitter and one receiver, supporting up to 200 Mbps across galvanic isolation boundaries. Unlike SPI or UART, FSI embeds CRC and frame synchronization for robustness, and is used for secure firmware updates, real-time debug streaming, or host-controlled configuration. No additional level-shifting components are required, making it ideal for isolated MCU-host topologies in EV chargers and UPS systems.
Is the CLA (Control Law Accelerator) available in F280033SPN?
No, the CLA is not available in F280033SPN. According to TI's official device comparison table, F280033 and F280033-Q1 explicitly list "No" under the CLA row, distinguishing them from F280034 and higher variants. All real-time computation must be handled by the main C28x CPU, which remains fully capable at 120 MHz with FPU, TMU, and VCRC acceleration - sufficient for most FOC, PFC, and digital power control loops without offloading.
F280033SPN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 34.5K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.63V
- Data Converters:
- A/D 18x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F280033SPN FAQ
1.How can I place an order for F280033SPN through Aetrix?
Please submit a Request for Quotation (RFQ) for F280033SPN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F280033SPN reliable?
The price and inventory of F280033SPN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F280033SPN is usually 5 days.
3.What payment methods are accepted for F280033SPN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F280033SPN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F280033SPN?
F280033SPN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F280033SPN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F280033SPN?
For technical support, including F280033SPN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F280033SPN requirements.
6.How does Aetrix verify that F280033SPN is sourced from the original manufacturer or authorized distributors?
All F280033SPN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F280033SPN meets industry standards.
7.What is the process for return or replacement of F280033SPN?
All F280033SPN units undergo pre-shipment inspection (PSI). If there is an issue with F280033SPN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F280033SPN part is unused and in its original packaging.
Return procedure for F280033SPN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F280033SPN Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

