Texas Instruments F280037SPN
- Part No.:
- F280037SPN
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
F280037SPN.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,058
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F280037SPN from Texas Instruments is a C28x-based real-time microcontroller designed for high-efficiency power electronics control, featuring a 120-MHz TMS320C28x DSP core with IEEE 754 FPU, 256KB ECC-protected flash, 69KB ECC-protected RAM, and integrated analog peripherals including three 4-MSPS 12-bit ADCs and 16 ePWM channels with 150-ps high-resolution capability. It targets motor drives, solar inverters, and EV charging power stages.
For engineers reviewing the F280037SPN datasheet, F280037SPN pinout, F280037SPN application, or F280037SPN equivalent, key selection criteria include CLA acceleration support, CLB configurability, CAN FD + DCAN dual-bus capability, functional safety compliance (ASIL B/SIL 2), and LQFP-80 package compatibility with 39 GPIO pins and 18 ADC channels.
Technical Context
The F280037SPN implements a dual-core real-time architecture: the main C28x CPU runs at 120 MHz with FPU, TMU, and VCRC extensions for fast trigonometric and CRC-intensive control loops, while the independent CLA executes floating-point math in parallel at 120 MHz-enabling deterministic execution of critical PWM timing and current-loop tasks without CPU intervention.
Its analog subsystem tightly couples three 4-MSPS ADCs with four CMPSS modules (each with 12-bit DAC references) and two buffered DAC outputs, supporting simultaneous sampling and hardware-triggered post-processing for closed-loop motor phase current sensing and voltage regulation in GaN/SiC-based power stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x DSP at 120 MHz with IEEE 754 FPU and TMU for real-time motor control math |
| Flash Memory | 256KB (128KW) ECC-protected across two 128KB banks enabling concurrent execute-and-program operations |
| RAM | 69KB (34.5KW) ECC-protected: 4KB M0/M1, 32KB LS, 32KB GS, 1KB message RAM |
| Analog Inputs | Three 12-bit ADCs at 4 MSPS; up to 18 external single-ended channels in PN package |
| ePWM Channels | 16 total, with 8 supporting 150-ps high-resolution mode for precise dead-time and phase-shift control |
| Communication | Dual CAN: one DCAN (CAN 2.0B) and one MCAN (CAN FD); plus 2×I²C, 2×SCI, 2×SPI, 1×PMBus, 1×FSI (200 Mbps) |
| Security & Safety | Dual-zone security, JTAGLOCK, zero-pin boot, ISO 26262 ASIL B / IEC 61508 SIL 2 certified (Q1 variants only) |
Pinout & Package
Package: 80-pin Low-profile Quad Flatpack (LQFP-PN), 14 mm × 14 mm body size, 0.5-mm pitch, RoHS-compliant, surface-mountable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO | I/O Power Supply | 3.3-V supply for all digital I/O banks; supports single-supply system design with internal VREG |
| VDDA | Analog Power Supply | 3.3-V analog domain supply; decoupling required for ADC/CMPSS accuracy |
| GPIO0–GPIO38 | General-Purpose I/O | 39 programmable pins with configurable pullup/pulldown; 16 support analog input (AIO) and 2 support analog I/O (AGPIO) |
| EPWM1A–EPWM8B | PWM Output Terminals | 16-channel enhanced PWM outputs; EPWM1–EPWM4 support HRPWM (150-ps resolution) for SiC/GaN gate drive timing |
| ADCINA0–ADCINA17 | Analog Input Channels | 18 dedicated analog inputs (single-ended) mapped to three ADCs; includes temperature sensor input |
| CANA_H/CANA_L | CAN Bus Interface | DCAN transceiver differential pair for CAN 2.0B communication at up to 1 Mbps |
| CANFD_H/CANFD_L | CAN FD Interface | MCAN transceiver differential pair supporting flexible data-rate up to 5 Mbps |
| FSITX/FSIRX | Fast Serial Interface | 200-Mbps isolated serial link for high-speed host-to-MCU memory access via HIC |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Independent 120-MHz floating-point accelerator executing control code in parallel with C28x CPU; reduces main CPU load by offloading PID, observer, and PWM update tasks |
| Configurable Logic Block (CLB) | Four CLB tiles enable FPGA-like logic implementation (e.g., custom encoder interfaces, hardware state machines) without external components |
| Live Firmware Update (LFU) | Hardware-accelerated context switch between firmware banks minimizes downtime during field updates; flash bank erase time optimized for rapid reprogramming |
| Enhanced Analog Integration | Three synchronized 4-MSPS ADCs with four post-processing blocks (PPB) per ADC and four windowed comparators (CMPSS) with 12-bit DAC references for real-time overcurrent/overvoltage protection |
| Functional Safety Support | ASIL B (ISO 26262) and SIL 2 (IEC 61508) certification available on Q1 variants; includes MPOST, HWBIST, ERAD, and dual-clock comparator (DCC) for runtime diagnostics |
Applications
| Motor Drive Control | Solar Inverter Control |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in industrial servo drives and HVAC compressors. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithm, generating 16-channel PWM with 150-ps resolution, sampling current/voltage via three synchronized ADCs. Use Value: Enables >98% efficiency in SiC-based motor drives through deterministic 120-MHz control loop execution and hardware-accelerated trigonometric math (TMU). | Use Scenario: MPPT and grid-synchronization control in string and central solar inverters with GaN half-bridge topologies. IC Role / Device Role / Timing Role: Dual-loop controller managing DC-link voltage regulation and AC output current shaping using CLA-accelerated current loops and FSI-linked host telemetry. Use Value: Supports switching frequencies up to 200 kHz with sub-microsecond PWM timing jitter, reducing EMI filter size and improving power density. |
| EV Charging Power Stage | Industrial UPS Control |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11-kW on-board chargers (OBC) and wireless charging stations. IC Role / Device Role / Timing Role: Primary controller for interleaved PFC and LLC resonant converter stages, coordinating CAN FD communication with vehicle battery management systems. Use Value: Integrated dual CAN (DCAN + MCAN) enables simultaneous vehicle-side diagnostics and grid-side communication without external protocol bridges. | Use Scenario: Three-phase online UPS with active harmonic filtering and seamless transfer between utility and battery backup modes. IC Role / Device Role / Timing Role: Real-time regulator managing inverter output waveform synthesis, battery charge/discharge control, and thermal monitoring via on-chip temperature sensor. Use Value: On-chip 12-bit buffered DACs and CMPSS modules provide hardware-based overtemperature shutdown (<500 ns response) independent of software execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F280037C | Same core, CLA, CLB, and peripheral set; differs only in suffix indicating commercial-grade qualification (non-AEC-Q100) and 100-pin PZ package | Targeted at industrial, non-automotive applications where AEC-Q100 qualification is not required | Select F280037C for cost-sensitive industrial designs needing full feature set in larger 100-pin footprint |
| TMS320F280034 | Reduced memory: 128KB flash, 64KB RAM; no CLB; fewer ADC channels (14 max) and ePWMs (12 total, 4 HRPWM) | Suitable for entry-level BLDC drives and smaller inverters where advanced features like CLB or dual CAN FD are unnecessary | Choose F280034 when budget constraints outweigh need for CLB, full ADC bandwidth, or CAN FD capability |
Compared with F280037C, F280037SPN delivers identical real-time performance and peripheral functionality in a space-constrained 80-pin LQFP package with 18 ADC channels-ideal for compact power modules-while F280034 trades CLB, memory, and analog resources for lower BOM cost in less demanding applications.
Availability
F280037SPN is available at Aetrix Electronics and suitable for motor drives, solar inverters, and EV charging infrastructure requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for F280037SPN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with broad industrial and automotive market reach.
The TMS320F28003x product line was developed specifically for ultra-low-latency real-time control in high-frequency power electronics-including GaN and SiC-based motor drives, solar inverters, and EV charging systems-emphasizing deterministic timing, analog integration, and functional safety readiness.
FAQ
What is the maximum operating junction temperature for the F280037SPN?
The F280037SPN has a specified junction temperature range of –40°C to 150°C, enabling reliable operation in high-power-density applications such as onboard chargers and industrial motor drives where thermal management is critical. This rating applies to all F280037 variants, including the F280037SPN in the 80-pin PN package.
Does the F280037SPN support CAN FD communication?
Yes, the F280037SPN integrates a dedicated MCAN module supporting Controller Area Network with Flexible Data-Rate (CAN FD), enabling data rates up to 5 Mbps and payloads up to 64 bytes. This complements its separate DCAN port (CAN 2.0B), allowing simultaneous legacy and high-speed automotive or industrial network communication without external transceivers.
How many high-resolution PWM channels does the F280037SPN provide?
The F280037SPN provides eight high-resolution ePWM channels (EPWM1–EPWM4 A/B pairs), each capable of 150-ps resolution for precise dead-time insertion, phase shifting, and gate driver timing-critical for minimizing switching losses in SiC and GaN power stages. All 16 ePWM channels are accessible in the 80-pin PN package.
Is the CLA (Control Law Accelerator) available on the F280037SPN?
Yes, the F280037SPN includes a fully functional CLA running at 120 MHz, supporting IEEE 754 single-precision floating-point instructions and executing independently of the main C28x CPU. It accesses dedicated message RAM and directly controls key peripherals like ePWM and ADC, enabling deterministic real-time loop execution in motor and power control applications.
What analog-to-digital converter (ADC) performance does the F280037SPN deliver?
The F280037SPN integrates three 12-bit ADCs operating at 4 MSPS each, with hardware synchronization and up to 18 external single-ended input channels in the 80-pin PN package. Each ADC includes four post-processing blocks (PPB) for real-time averaging, offset correction, and filtering-reducing software overhead in current-sensing and voltage-monitoring loops.
F280037SPN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 256KB (128K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 34.5K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.63V
- Data Converters:
- A/D 18x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F280037SPN FAQ
1.How can I place an order for F280037SPN through Aetrix?
Please submit a Request for Quotation (RFQ) for F280037SPN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F280037SPN reliable?
The price and inventory of F280037SPN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F280037SPN is usually 5 days.
3.What payment methods are accepted for F280037SPN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F280037SPN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F280037SPN?
F280037SPN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F280037SPN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F280037SPN?
For technical support, including F280037SPN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F280037SPN requirements.
6.How does Aetrix verify that F280037SPN is sourced from the original manufacturer or authorized distributors?
All F280037SPN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F280037SPN meets industry standards.
7.What is the process for return or replacement of F280037SPN?
All F280037SPN units undergo pre-shipment inspection (PSI). If there is an issue with F280037SPN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F280037SPN part is unused and in its original packaging.
Return procedure for F280037SPN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F280037SPN Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

