Texas Instruments F280037SPNR
- Part No.:
- F280037SPNR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
F280037SPNR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,004
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F280037SPNR from Texas Instruments is a C2000™ real-time microcontroller featuring a 120-MHz TMS320C28x DSP core with IEEE 754 FPU, 256KB ECC-protected flash across two banks, 69KB ECC-protected RAM, and integrated CLA and CLB for deterministic motor control. It delivers 150-ps high-resolution PWM on eight channels and supports CAN FD, FSI (200 Mbps), and three 4-MSPS 12-bit ADCs for power electronics applications including servo drives and EV charging modules.
For engineers reviewing the F280037SPNR datasheet, F280037SPNR pinout, F280037SPNR application, or F280037SPNR equivalent, key selection criteria include its 256KB flash capacity (vs. 384KB in F280039 variants), CLA/CLB availability, 64-pin LQFP (PM) package, -40°C to 125°C operating range, and functional safety support in Q1 variants - all critical for industrial motor control and digital power designs.
Technical Context
The F280037SPNR implements a dual-core real-time architecture: the C28x CPU executes floating-point control loops at 120 MHz with TMU and VCRC acceleration, while the independent 120-MHz CLA offloads time-critical tasks like current loop computation. Its analog subsystem tightly couples three 4-MSPS ADCs, four CMPSS modules with 12-bit DAC references, and two buffered DAC outputs to ePWM timing for closed-loop precision.
Control peripherals include 16 ePWM channels (8 with 150-ps HRPWM), three eCAP modules (one with HRCAP), two eQEP interfaces, and eight SDFM input channels. Communication is supported via one DCAN, one MCAN (CAN FD), two SPI, two SCI/LIN, two I²C, one PMBus, and FSI - enabling robust isolation-aware system integration in high-noise power stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x DSP @ 120 MHz with IEEE 754 FPU, TMU, and VCRC instructions |
| Flash Memory | 256KB (128KW) ECC-protected across two 128KB banks for concurrent execute-and-program |
| RAM | 69KB (34.5KW) ECC-protected: 4KB M0/M1, 32KB LS, 32KB GS, 1KB message RAM |
| ePWM Resolution | 150-ps high-resolution capability on 8 of 16 channels for GaN/SiC gate drive timing |
| ADC Performance | Three 12-bit ADCs at 4 MSPS with 250-ns conversion time and four post-processing blocks per ADC |
| Package & Temp | 64-pin LQFP (PM), 12 mm × 12 mm body, -40°C to 125°C ambient operation |
| Functional Safety | ISO 26262 ASIL B / IEC 61508 SIL 2 certified (Q1 variants only) |
Pinout & Package
64-pin Low-profile Quad Flatpack (LQFP, PM package), 12 mm × 12 mm body size, 0.5-mm pitch, exposed thermal pad. Pinout validated per TI SPRSP61C datasheet Figures 5-3 and 5-4 for PM package variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO | I/O Power Supply | 3.3-V supply for all GPIO, peripheral I/O, and analog reference; enables single-supply system design |
| VDDA | Analog Power | Dedicated 3.3-V analog supply for ADC, CMPSS, and DAC; isolated from digital noise paths |
| VREFHI/VREFLO | ADC Reference | External 0–3.3-V reference inputs for ADC full-scale calibration and ratiometric measurement |
| GPIO0–GPIO25 | General-Purpose I/O | 26 multiplexed pins supporting ePWM, eCAP, eQEP, SPI, I²C, SCI, LIN, CAN, and FSI functions |
| ADCINA0–ADCINA15 | Analog Inputs | 16 dedicated analog input channels (plus 2 gpdac outputs) for simultaneous sampling across three ADCs |
| EPWM1A–EPWM8B | PWM Outputs | 16-channel ePWM output terminals; EPWM1–4 support 150-ps resolution for precise dead-time control |
| CANA_H/CANA_L | CAN Bus Interface | Differential CAN transceiver interface compliant with ISO 11898-1; supports up to 1 Mbps |
| MCA_H/MCA_L | CAN FD Interface | Differential MCAN bus interface supporting flexible data-rate up to 5 Mbps data phase |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Independent 120-MHz floating-point accelerator with dedicated memory and direct peripheral access for deterministic current/voltage loop execution |
| Configurable Logic Block (CLB) | Four programmable logic tiles enabling FPGA-like custom signal conditioning, encoder interpolation, or protection logic without external components |
| Live Firmware Update (LFU) | Hardware-accelerated context switching between active and updated firmware images with minimized downtime during field updates |
| Enhanced Analog Subsystem | Three synchronized 4-MSPS ADCs + four windowed comparators (CMPSS) with integrated 12-bit DAC references for fast overcurrent/overvoltage trip response |
| Fast Serial Interface (FSI) | 200-Mbps isolated serial link with built-in error detection and CRC, enabling high-bandwidth communication across galvanic isolation barriers |
Applications
| Industrial Servo Drive | EV On-Board Charger (OBC) |
|---|---|
Use Scenario: Closed-loop position and torque control in multi-axis robotic arms using resolver or encoder feedback. IC Role / Device Role / Timing Role: Real-time MCU executing field-oriented control (FOC) with 150-ps PWM timing, ADC-synchronized current sampling, and CLA-accelerated PI loops. Use Value: Enables <1-µs current loop latency and sub-microsecond PWM edge placement for SiC/GaN-based power stages. | Use Scenario: Bidirectional AC/DC and DC/DC conversion in automotive OBC modules with grid synchronization and battery management interface. IC Role / Device Role / Timing Role: Primary controller managing PFC, LLC resonant converter, and battery charging profiles with CAN FD diagnostics and FSI-isolated monitoring. Use Value: Integrates 3× 4-MSPS ADCs for simultaneous voltage/current sensing and CLB for adaptive dead-time compensation in high-frequency topologies. |
| Solar String Inverter | Industrial UPS Power Stage |
Use Scenario: MPPT tracking and grid-synchronized inversion in residential solar string inverters with rapid shutdown compliance. IC Role / Device Role / Timing Role: Central controller handling dual-loop control (inner current, outer voltage), anti-islanding detection, and rapid shutdown signaling via CMPSS hardware trips. Use Value: Four CMPSS modules provide <100-ns response to overvoltage/undervoltage events, meeting NEC 690.12(B)(2) requirements without external comparators. | Use Scenario: Three-phase double-conversion UPS with online mode, battery backup, and harmonic mitigation in data center power systems. IC Role / Device Role / Timing Role: Real-time controller managing IGBT/SiC gate drivers, battery charge/discharge regulation, and load-sharing across parallel modules via CAN FD. Use Value: 256KB flash supports dual firmware images for seamless failover; FSI enables isolated communication with front-panel HMI and battery management units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F280039C | 384KB flash (3 banks), 100-pin PZ package, full CLB tile count (4), same CLA/FPU/peripherals | Higher memory and I/O count supports larger control algorithms and more sensors/actuators in complex drives | Select when >256KB flash or >26 GPIOs are required; requires PCB redesign for 100-pin footprint |
| TMS320F280037C-Q1 | Identical flash/RAM/peripherals but AEC-Q100 qualified, ASIL B certified, extended temp (-40°C to 125°C TA) | Required for automotive applications including EPS, eTurbo, and OBC where functional safety certification is mandatory | Select for automotive production; non-Q1 F280037SPNR is for industrial/commercial use only |
Compared with F280037SPNR, the F280039C offers 128KB more flash and 24 additional GPIOs in a larger package, while the F280037C-Q1 adds automotive qualification and safety certification without changing memory or peripheral count - making it the drop-in functional replacement for safety-critical deployments.
Availability
F280037SPNR is available at Aetrix Electronics and suitable for industrial servo drives, solar string inverters, EV on-board chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for F280037SPNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions with leadership in real-time control, power management, and signal chain technologies.
The TMS320F28003x product line was designed specifically for high-efficiency, ultra-low-latency power electronics control - targeting motor drives, digital power, renewable energy, and EV infrastructure where GaN/SiC switching demands sub-microsecond timing precision.
FAQ
What is the maximum operating frequency of the C28x CPU in the F280037SPNR?
The F280037SPNR features a TMS320C28x DSP core running at 120 MHz. This clock speed applies to both integer and IEEE 754 single-precision floating-point instruction execution. The CPU also integrates TMU and VCRC accelerators to reduce cycle counts for trigonometric and CRC operations, directly improving real-time loop performance in the F280037SPNR.
Does the F280037SPNR include a Control Law Accelerator (CLA)?
Yes, the F280037SPNR includes a fully functional Control Law Accelerator (CLA) operating at 120 MHz. The CLA is an independent 32-bit floating-point math accelerator with dedicated program/data RAM that executes control code in parallel with the main C28x CPU. It supports ANSI C subset and hardware task switching, and is used extensively in the F280037SPNR for time-critical current/voltage loops in motor and power applications.
What package type and pin count does the F280037SPNR use?
The F280037SPNR uses a 64-pin Low-profile Quad Flatpack (LQFP) package designated as PM. Its body size is 12 mm × 12 mm with 0.5-mm pitch. This package provides 26 GPIO pins, 16 analog input channels, and full access to core peripherals including ePWM, eCAP, CAN FD, and FSI - as confirmed in TI's SPRSP61C datasheet pin diagrams for the PM variant of F280037SPNR.
How much flash memory does the F280037SPNR have, and is it ECC-protected?
The F280037SPNR contains 256KB (128KW) of on-chip flash memory, organized into two independent 128KB banks. All flash memory is protected by Error Correction Code (ECC) circuitry to detect and correct single-bit errors and detect multi-bit errors - a critical reliability feature for mission-critical control firmware storage in the F280037SPNR.
Is the F280037SPNR qualified for automotive applications?
No, the F280037SPNR is not AEC-Q100 qualified and lacks ISO 26262 ASIL B certification. Automotive-grade alternatives include the F280037C-Q1 and F280037-Q1 variants, which share identical peripherals and memory but add automotive qualification, extended temperature support, and functional safety documentation. The F280037SPNR is intended for industrial, commercial, and renewable energy applications.
F280037SPNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 256KB (128K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 34.5K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.63V
- Data Converters:
- A/D 18x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F280037SPNR FAQ
1.How can I place an order for F280037SPNR through Aetrix?
Please submit a Request for Quotation (RFQ) for F280037SPNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F280037SPNR reliable?
The price and inventory of F280037SPNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F280037SPNR is usually 5 days.
3.What payment methods are accepted for F280037SPNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F280037SPNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F280037SPNR?
F280037SPNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F280037SPNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F280037SPNR?
For technical support, including F280037SPNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F280037SPNR requirements.
6.How does Aetrix verify that F280037SPNR is sourced from the original manufacturer or authorized distributors?
All F280037SPNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F280037SPNR meets industry standards.
7.What is the process for return or replacement of F280037SPNR?
All F280037SPNR units undergo pre-shipment inspection (PSI). If there is an issue with F280037SPNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F280037SPNR part is unused and in its original packaging.
Return procedure for F280037SPNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F280037SPNR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

