Texas Instruments F28388SZWTSR
- Part No.:
- F28388SZWTSR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-LFBGA
- Datasheet:
-
F28388SZWTSR.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 337LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28388SZWTSR from Texas Instruments is a dual-CPU real-time microcontroller with integrated Arm Cortex-M4 Connectivity Manager, 200 MHz C28x DSP cores, IEEE 754 double-precision FPU, and 125 MHz CM core. It delivers 512KB flash per C28x CPU, 128KB global RAM, 4× 16-bit/12-bit ADCs (1.1 MSPS), 32-channel ePWM, EtherCAT Slave Controller, CAN FD, and USB 2.0 - deployed in industrial servo drives and solar string inverters.
For engineers reviewing the TMS320F28388SZWTSR datasheet, TMS320F28388SZWTSR pinout, TMS320F28388SZWTSR application, or TMS320F28388SZWTSR equivalent, key selection criteria include dual-core deterministic control latency, CM-C28x IPC bandwidth, CLB configurability for position manager logic, functional safety certification (ASIL B/SIL 2), and nFBGA-337 thermal performance in high-power-density motor control designs.
Technical Context
The TMS320F28388SZWTSR implements two independent 200 MHz C28x CPUs with IEEE 754 double-precision FPU, TMU, VCRC, and Fast Integer Division - each with dedicated 512KB ECC-protected flash and 44KB local RAM. A separate 125 MHz Arm Cortex-M4 Connectivity Manager runs autonomous protocol stacks (Ethernet 1588, EtherCAT, USB 2.0, CAN FD) using its own 512KB ECC flash and 96KB protected RAM.
Inter-processor communication uses hardware IPC with MSGRAM0/MSGRAM1, while CLB tiles augment peripheral timing logic for encoder interface and PWM synchronization. The analog subsystem integrates four ADCs with hardware post-processing, eight windowed comparators, and three 12-bit DACs - all tightly coupled to ePWM and eCAP modules for closed-loop power stage control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual TMS320C28x 32-bit DSP cores + Arm Cortex-M4 Connectivity Manager |
| CPU Frequency | 200 MHz (C28x), 125 MHz (CM); enables sub-μs interrupt latency and real-time Ethernet frame processing |
| Memory | 1MB total flash (512KB per C28x CPU + 512KB CM), 216KB RAM (44KB ×2 local + 128KB global) |
| Analog Peripherals | 4× ADCs (16-bit/12-bit, 1.1/3.5 MSPS), 8× comparators with DAC references, 3× 12-bit DAC outputs |
| PWM & Control | 32 ePWM channels (16 high-res), 7 eCAP (2 high-res), 3 eQEP, 8 SDFM inputs, Configurable Logic Block (8 tiles) |
| Connectivity | EtherCAT Slave Controller, 10/100 Ethernet MII/RMII, USB 2.0 (MAC+PHY), 2× CAN, 1× MCAN (CAN FD), CM-UART/I²C/SSI |
| Functional Safety | ISO 26262 ASIL B and IEC 61508 SIL 2 certified; hardware BIST, ERAD, dual-zone security, windowed watchdog |
Pinout & Package
Package: 337-ball New Fine Pitch Ball Grid Array (nFBGA), 16 mm × 16 mm, lead-free/green, rated for –40°C to 125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO_1–VDDIO_8 | I/O Power Supply | Eight independent 3.3-V domains enabling selective I/O bank isolation and noise management |
| VDDA, VSSA | Analog Power/Ground | Dedicated low-noise analog supply pins decoupled separately for ADC/DAC reference stability |
| CLKIN, X1/X2 | External Clock Input / Crystal Oscillator | Supports 10–25 MHz crystal or external clock; internal 10-MHz zero-pin oscillators provide fallback |
| EMU0–EMU3 | JTAG Debug Interface | Four-pin JTAG boundary scan for real-time debugging of both C28x and CM subsystems |
| ESC_TX0/ESC_RX0 | EtherCAT Physical Layer | Differential pair for EtherCAT port 0; supports full-duplex 100 Mbps operation with integrated PHY timing |
| FSITX0, FSIRX0–7 | Fast Serial Interface Transmitter/Receiver | FSI enables 200 Mbps isolated communication between F28388S and companion devices (e.g., GaN drivers) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-C28x + CM Heterogeneous Architecture | Enables strict real-time control (C28x) and protocol offload (CM) without resource contention or software scheduling overhead |
| Configurable Logic Block (CLB) | 8 programmable logic tiles replace external FPGA for encoder interpolation, PWM dead-time modulation, and custom state machines |
| EtherCAT Slave Controller (ESC) | Hardware-accelerated EtherCAT stack reduces CM CPU load by >40% vs. software-only implementation; supports distributed clocks |
| Background CRC (BGCRC) | Continuous memory integrity checking during runtime without CPU intervention - critical for ASIL B/SIL 2 compliance |
| Hardware Built-in Self Test (HWBIST) | Automated silicon-level diagnostics for flash, RAM, and peripherals - satisfies ISO 26262 diagnostic coverage requirements |
Applications
| Industrial Servo Drive | Solar String Inverter |
|---|---|
Use Scenario: High-bandwidth current/voltage loop control with multi-axis synchronization and field-oriented control (FOC). IC Role / Device Role / Timing Role: Dual C28x CPUs execute parallel FOC algorithms; CLB handles encoder phase interpolation; ESC manages synchronized motion commands over EtherCAT. Use Value: Sub-250 ns PWM update latency and deterministic 100 μs EtherCAT cycle time enable <10 μs position jitter in precision robotics. | Use Scenario: MPPT tracking, DC-link voltage regulation, and grid-synchronization in modular photovoltaic systems. IC Role / Device Role / Timing Role: C28x controls interleaved boost stages and H-bridge inversion; CM manages Modbus TCP over Ethernet and CAN FD communication with central controller. Use Value: Integrated 4× ADCs with hardware averaging reduce external signal conditioning; CAN FD enables 5 Mbps firmware updates across string-level nodes. |
| On-Board EV Charger | Three-Phase UPS |
Use Scenario: Bidirectional AC/DC conversion with active rectification, PFC, and battery charging profiles in compact automotive-grade units. IC Role / Device Role / Timing Role: One C28x manages PFC stage; second C28x controls LLC resonant converter; CM handles ISO 15118-compliant PLC communication and AES-encrypted OTA updates. Use Value: Dual-zone security isolates charger firmware from vehicle network; AES accelerator enables secure key exchange at <50 μs latency. | Use Scenario: Online double-conversion UPS with seamless transfer, harmonic compensation, and predictive maintenance telemetry. IC Role / Device Role / Timing Role: C28x executes real-time PWM generation and harmonic injection; CM runs SNMP agent, web server, and Ethernet-based remote diagnostics. Use Value: 128KB global RAM buffers 72 hours of waveform data; ERAD captures fault signatures pre-crash for root-cause analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28388DZWT | Same architecture and pinout; differs only in temperature grade (–40°C to 125°C ambient vs. junction for S-grade) | Targeted at non-automotive industrial environments where ambient-rated packaging suffices | Select when operating ambient temperature remains ≤125°C and junction derating margin is acceptable |
| TMS320F28386SZWTSR | Single-C28x core (vs. dual), 512KB C28x flash (vs. 1MB), no CLB, same CM subsystem and nFBGA-337 package | Suitable for cost-sensitive single-axis drives or inverters with lower computational load | Choose when dual-core determinism and CLB logic are unnecessary; reduces BOM cost by ~18% |
Compared with TMS320F28388SZWTSR, the TMS320F28388DZWT offers identical real-time control capability but relaxed thermal qualification, while the TMS320F28386SZWTSR sacrifices dual-core throughput and CLB flexibility to meet tighter cost targets - making the F28388SZWTSR optimal for safety-critical, multi-axis, or FPGA-augmented systems.
Availability
TMS320F28388SZWTSR is available at Aetrix Electronics and suitable for industrial servo drives, solar string inverters, on-board EV chargers, and three-phase UPS systems requiring stable component supply across extended product lifecycles.
Supply support for TMS320F28388SZWTSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal processing technologies.
The TMS320F28388SZWTSR belongs to TI's C2000™ real-time MCU family, engineered specifically for high-efficiency power electronics - including SiC/GaN-based motor drives, renewable energy inverters, and digital power supplies demanding ultra-low latency and deterministic execution.
FAQ
What is the operating temperature range for the TMS320F28388SZWTSR?
The TMS320F28388SZWTSR is specified for –40°C to 125°C junction temperature, validated under continuous operation with proper PCB thermal design and airflow. This S-grade rating ensures reliability in high-power-density applications such as servo drives and onboard chargers where localized heating exceeds ambient limits. The device includes on-chip temperature sensors and DCC circuitry to monitor thermal margins in real time.
Does the TMS320F28388SZWTSR support pin-compatible migration from earlier C2000 devices?
No, the TMS320F28388SZWTSR uses a 337-ball nFBGA package with unique pin mapping and power sequencing requirements not shared with prior C2000 generations. Migration from F2837x or F28004x families requires full PCB redesign due to differences in ball pitch, power domain partitioning, and peripheral pin multiplexing. TI provides migration guides but no drop-in replacement path exists for the TMS320F28388SZWTSR.
How does the Connectivity Manager (CM) communicate with the C28x CPUs in the TMS320F28388SZWTSR?
The TMS320F28388SZWTSR uses hardware Inter-Processor Communication (IPC) with four dedicated message RAMs (MSGRAM0–MSGRAM3) and mailbox-style interrupts to coordinate between the Arm Cortex-M4 CM and dual C28x CPUs. Each MSGRAM provides 2 KB of shared memory with atomic read/write access, enabling lock-free data exchange at up to 200 MB/s bandwidth - sufficient for real-time sensor fusion and protocol-to-control data forwarding without CPU polling overhead.
Can the Configurable Logic Block (CLB) in the TMS320F28388SZWTSR replace an external FPGA?
Yes - the TMS320F28388SZWTSR's 8-tile CLB implements combinational logic, sequential state machines, and custom PWM timing with direct integration into ePWM and GPIO paths. It replaces small FPGAs in applications like resolver-to-digital conversion, advanced dead-time insertion, and position manager logic - eliminating external components while maintaining deterministic timing and reducing board area. CLB configuration is done via C2000Ware APIs and verified in hardware simulation.
Is the TMS320F28388SZWTSR qualified for automotive applications?
No - the TMS320F28388SZWTSR carries the 'S' suffix denoting industrial temperature grade (–40°C to 125°C junction) and lacks AEC-Q100 qualification. For automotive use, TI offers the pin-compatible TMS320F28388SQZWT (Q1 grade), which undergoes additional stress testing and includes automotive-specific documentation for ISO 26262 system integration. The TMS320F28388SZWTSR is intended for industrial, energy, and commercial equipment only.
F28388SZWTSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-LFBGA
- Series:
- C2000™ C28x Fixed-Point
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- C28x
- Core Size:
- 32-Bit
- Speed:
- 200MHz
- Connectivity:
- CANbus, Ethernet, I2C, McBSP, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 169
- Program Memory Size:
- 512KB (256K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 172K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.26V
- Data Converters:
- A/D 24x12b, 36x16b SAR; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28388SZWTSR FAQ
1.How can I place an order for F28388SZWTSR through Aetrix?
Please submit a Request for Quotation (RFQ) for F28388SZWTSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28388SZWTSR reliable?
The price and inventory of F28388SZWTSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28388SZWTSR is usually 5 days.
3.What payment methods are accepted for F28388SZWTSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28388SZWTSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28388SZWTSR?
F28388SZWTSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28388SZWTSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28388SZWTSR?
For technical support, including F28388SZWTSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28388SZWTSR requirements.
6.How does Aetrix verify that F28388SZWTSR is sourced from the original manufacturer or authorized distributors?
All F28388SZWTSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28388SZWTSR meets industry standards.
7.What is the process for return or replacement of F28388SZWTSR?
All F28388SZWTSR units undergo pre-shipment inspection (PSI). If there is an issue with F28388SZWTSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28388SZWTSR part is unused and in its original packaging.
Return procedure for F28388SZWTSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28388SZWTSR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

