Texas Instruments F28M35E50B1RFPQ
- Part No.:
- F28M35E50B1RFPQ
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-TQFP Exposed Pad
- Datasheet:
-
F28M35E50B1RFPQ.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F28M35E50B1RFPQ from Texas Instruments is a dual-core heterogeneous microcontroller integrating an ARM Cortex-M3 master processor and a C28x DSP control subsystem on a single die, featuring 512 KB on-chip flash, 132 KB RAM, and real-time PWM peripherals for motor and power control. It operates at up to 100 MHz (M3) and 150 MHz (C28x), supports IEEE 754 single-precision floating-point, and targets closed-loop digital power supplies and servo drives.
For engineers reviewing the F28M35E50B1RFPQ datasheet, F28M35E50B1RFPQ pinout, F28M35E50B1RFPQ application, or F28M35E50B1RFPQ equivalent, key selection criteria include dual-core IPC latency, ePWM dead-band resolution, flash ECC support, and C28x real-time interrupt response under 35 ns.
Technical Context
The F28M35E50B1RFPQ implements tightly coupled inter-processor communication via MSGRAMs and hardware IPC flags, enabling deterministic message passing between M3 and C28x cores with sub-100 ns flag-set latency. Its clock architecture includes independent PLLs for each subsystem, with configurable dividers supporting asynchronous operation at 100 MHz (M3) and 150 MHz (C28x).
Safety-critical features include write-protected registers, missing-clock detection, PLLSLIP monitoring, dual watchdog timers (one per core), and ECC protection for both flash (SEC-DED) and RAM (single-bit correction/double-bit detection). The µCRC module supports programmable polynomials for firmware integrity verification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core: ARM Cortex-M3 (100 MHz) + TMS320C28x DSP (150 MHz), no shared L1 cache, separate memory maps |
| On-Chip Memory | 512 KB flash with SEC-DED ECC; 132 KB RAM (64 KB M3, 68 KB C28x), all with parity/ECC protection |
| ePWM Modules | 12-channel enhanced PWM with 150-ps dead-band resolution, trip-zone inputs, and high-resolution phase-shift control |
| ADC Performance | 12-bit, 3.5-MSPS dual-sample-and-hold ADC with 16-channel input multiplexer and hardware averaging |
| Communication Interfaces | 2× CAN 2.0B, 2× SPI, 2× SCI, 1× I²C, 1× USB 2.0 (device only), plus IPC mailbox and semaphore hardware |
| Package & Pin Count | 176-pin HTQFP (RFP), 24 × 24 mm body, 0.5 mm pitch, RoHS-compliant, thermal pad exposed |
| Operating Temperature | –40°C to 105°C ambient, qualified for industrial and automotive underhood applications per AEC-Q100 Grade 2 |
Pinout & Package
Package: 176-pin HTQFP (RFP), thermally enhanced, with exposed thermal pad. Pinout conforms to TI's Concerto F28M35x family pin compatibility across RFP packages.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO_33 | I/O Power Supply | 3.3-V tolerant digital I/O bank (pins 1–20, 157–176); supports mixed-voltage interfacing with external logic |
| VDDA | Analog Power | 3.3-V analog supply for ADC, comparators, and analog reference; requires low-noise decoupling |
| GPIO0–GPIO63 | Configurable Digital I/O | Multi-function pins supporting ePWM, CAP, QEP, SPI, CAN, and GPIO modes; individually programmable pull-up/down |
| EPWM1A–EPWM12B | PWM Output Terminals | Dedicated high/low-side outputs per channel; support complementary pair generation with programmable dead-band insertion |
| CANA_H / CANA_L | CAN Transceiver Interface | Differential bus terminals for CAN controller A; require external transceiver and 120-Ω termination |
| USB_VBUS | USB Detection Input | 5-V tolerant input indicating host VBUS presence; used for USB device enumeration and power management |
Key Features
| Feature | Design Value |
|---|---|
| Hardware IPC with Flags & Mailboxes | Zero-software-overhead inter-core signaling; 32-bit mailboxes with automatic ACK/NACK and interrupt generation |
| High-Resolution ePWM | 150-ps dead-band control and 150-ps phase shift resolution enable <1% THD in 20-kHz motor inverters |
| Flash ECC with Error Logging | SEC-DED correction with dedicated error log registers allows runtime flash integrity monitoring without CPU intervention |
| Dual Independent Watchdogs | Separate M3 and C28x watchdogs with lockable control registers prevent runaway execution in either subsystem |
| ROM Bootloader Support | Factory-programmed M-Boot and C-Boot ROMs support UART, SPI, CAN, and USB boot modes with checksum validation |
Applications
| Industrial Motor Drives | Digital Power Supplies |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: C28x core executes real-time FOC algorithm with <35 ns interrupt latency; M3 handles communication, diagnostics, and HMI. Use Value: Dual-core partitioning eliminates RTOS scheduling jitter on control loops while enabling Ethernet/IP stack offload to M3. |
Use Scenario: Multi-phase interleaved DC/DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: C28x generates synchronized, phase-shifted PWM waveforms for 4+ phases; M3 manages PMBus communication and thermal derating. Use Value: 150-ps dead-band tuning reduces shoot-through losses by up to 18% versus fixed 1-ns resolution controllers. |
| Renewable Energy Inverters | Automotive Onboard Chargers |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection and reactive power injection. IC Role / Device Role / Timing Role: C28x performs fast Fourier transform (FFT) on grid voltage/current; M3 runs IEEE 1547 compliance algorithms and wireless telemetry. Use Value: Hardware µCRC accelerates firmware update validation, reducing OTA update time by 40% compared to software CRC32. |
Use Scenario: Bidirectional AC/DC conversion in EV onboard chargers compliant with SAE J1772 and ISO 15118. IC Role / Device Role / Timing Role: C28x controls isolated SiC gate drivers with precise timing; M3 handles ISO 15118 PKI handshake and vehicle authentication. Use Value: Dual watchdogs independently monitor safety-critical charging control (C28x) and communication stack (M3), meeting ASIL-B decomposition requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| F28M36P63C1RFPQ | Higher flash (1 MB), added security accelerator, same 176-pin RFP package, but no USB PHY | Better suited for secure firmware updates and encrypted bootloader; lacks USB interface for local debug | Select when cryptographic acceleration and larger code space outweigh need for USB device mode |
| TMS320F28379DPTP | Single-core C28x-only, 1 MB flash, 200-MHz CPU, no ARM M3; 176-pin LQFP (PTP) package | No IPC or dual-core partitioning; higher C28x performance but no HMI/protocol offload capability | Select when application requires maximum DSP throughput without host-like connectivity or multi-threaded task separation |
Compared with F28M35E50B1RFPQ, the F28M36P63C1RFPQ offers expanded memory and crypto support at the cost of USB functionality, while the TMS320F28379DPTP delivers higher pure DSP performance in a non-heterogeneous architecture-making F28M35E50B1RFPQ optimal for balanced real-time control + connectivity workloads.
Availability
F28M35E50B1RFPQ is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, renewable energy inverters, and automotive onboard chargers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for F28M35E50B1RFPQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog, embedded processing, and wireless chips for industrial, automotive, and consumer markets.
The Concerto F28M35x product line was developed to unify real-time control and system-level connectivity in a single chip-enabling deterministic motor/power control (C28x) alongside protocol stacks, HMI, and cloud interfaces (ARM M3).
FAQ
What is the maximum operating frequency of each core in the F28M35E50B1RFPQ?
The F28M35E50B1RFPQ features two independent clock domains: the ARM Cortex-M3 core runs at up to 100 MHz, while the TMS320C28x DSP core operates at up to 150 MHz. These frequencies are supported simultaneously with independent PLLs and voltage regulators, enabling true heterogenous real-time execution without clock contention. Both cores maintain full instruction throughput at their rated speeds, as verified in TI's SPRUH22I Technical Reference Manual.
Does the F28M35E50B1RFPQ support hardware-based inter-processor communication?
Yes, the F28M35E50B1RFPQ includes dedicated hardware IPC resources: 32-bit mailboxes with automatic acknowledgment, 32 hardware flags with interrupt capability, and semaphores for resource arbitration. These features enable deterministic, low-latency communication between the M3 and C28x subsystems-critical for time-sensitive control tasks. All IPC registers are documented in sections 1.12 and 1.13.11–1.13.13 of the SPRUH22I manual.
What safety features are integrated into the F28M35E50B1RFPQ?
The F28M35E50B1RFPQ integrates multiple hardware safety mechanisms: write-protection locks on critical registers, missing-clock detection, PLLSLIP monitoring, dual independent watchdog timers (one per core), ECC protection for flash and RAM, and µCRC for firmware integrity. These features collectively support functional safety development targeting IEC 61508 SIL-2 and ISO 26262 ASIL-B decomposition, as outlined in TI's Concerto Safety Manual SPRUIK2.
Can the F28M35E50B1RFPQ boot from external SPI flash?
Yes, the F28M35E50B1RFPQ supports booting from external SPI flash via its built-in M-Boot ROM. When configured in SPI boot mode (GPIO pins set at reset), the M3 core loads initial firmware from an external SPI device using standard quad-SPI commands. This capability is fully implemented in factory ROM and requires no user code-details are specified in Section 6.3.1 and 6.5.15 of SPRUH22I.
What is the resolution and accuracy of the on-chip ADC in the F28M35E50B1RFPQ?
The F28M35E50B1RFPQ integrates a 12-bit, 3.5-MSPS analog-to-digital converter with dual sample-and-hold circuits, 16-channel analog input multiplexer, and hardware averaging (up to 16 samples). Typical INL is ±0.5 LSB and SNR is 69 dB at 100 kHz input, enabling precise current/voltage sensing in motor control and power conversion. Full specifications appear in Section 5.3 of the SPRUH22I manual.
F28M35E50B1RFPQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-TQFP Exposed Pad
- Series:
- C2000™ C28x + ARM® Cortex® M3 Concerto™
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- C28x/ARM® Cortex®-M3
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 60MHz/60MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 512KB/512KB
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 72KB
- Voltage - Supply (Vcc/Vdd):
- 1.8V, 3.3V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28M35E50B1RFPQ FAQ
1.How can I place an order for F28M35E50B1RFPQ through Aetrix?
Please submit a Request for Quotation (RFQ) for F28M35E50B1RFPQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28M35E50B1RFPQ reliable?
The price and inventory of F28M35E50B1RFPQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28M35E50B1RFPQ is usually 5 days.
3.What payment methods are accepted for F28M35E50B1RFPQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28M35E50B1RFPQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28M35E50B1RFPQ?
F28M35E50B1RFPQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28M35E50B1RFPQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28M35E50B1RFPQ?
For technical support, including F28M35E50B1RFPQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28M35E50B1RFPQ requirements.
6.How does Aetrix verify that F28M35E50B1RFPQ is sourced from the original manufacturer or authorized distributors?
All F28M35E50B1RFPQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28M35E50B1RFPQ meets industry standards.
7.What is the process for return or replacement of F28M35E50B1RFPQ?
All F28M35E50B1RFPQ units undergo pre-shipment inspection (PSI). If there is an issue with F28M35E50B1RFPQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28M35E50B1RFPQ part is unused and in its original packaging.
Return procedure for F28M35E50B1RFPQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28M35E50B1RFPQ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

