Texas Instruments F28M35E52B1RFPT
- Part No.:
- F28M35E52B1RFPT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-TQFP Exposed Pad
- Datasheet:
-
F28M35E52B1RFPT.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,914
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F28M35E52B1RFPT from Texas Instruments is a dual-core heterogeneous microcontroller integrating an ARM Cortex-M3 master core and a C28x DSP control core on a single die, featuring 512 KB on-chip flash, 132 KB RAM, and real-time PWM generation for motor and power control. It supports deterministic low-latency inter-processor communication (IPC), ECC-protected memory, and safety features including watchdog timers, missing clock detection, and PLL slip monitoring - deployed in industrial servo drives and digital power supplies.
For engineers reviewing the F28M35E52B1RFPT datasheet, F28M35E52B1RFPT pinout, F28M35E52B1RFPT application, or F28M35E52B1RFPT equivalent, key selection criteria include dual-core IPC latency, ePWM dead-band resolution, flash ECC coverage, C28x real-time interrupt response time, and package thermal performance under continuous 100°C ambient operation.
Technical Context
The F28M35E52B1RFPT implements a tightly coupled dual-subsystem architecture: the M3 core handles high-level system management, communications, and HMI, while the C28x core executes deterministic control loops with sub-100 ns interrupt latency and dedicated ePWM modules supporting up to 16-bit resolution, asymmetric dead-band, and trip-zone fault protection. Both subsystems share access to 64 KB MSGRAM with hardware semaphore support for atomic IPC flag exchange.
Clocking is managed via two independent PLLs - one for the M3 subsystem (up to 120 MHz) and one for the C28x subsystem (up to 150 MHz) - with configurable dividers, XCLKOUT output, and integrated missing-clock detection logic. Safety-critical peripherals include dual watchdog timers (one per core), ECC-enabled flash and RAM, and write-protected configuration registers enforced by the Code Security Module (CSM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core: ARM Cortex-M3 @ 120 MHz + TMS320C28x DSP @ 150 MHz, independent buses and memory maps |
| On-Chip Flash | 512 KB with ECC protection, enabling single-bit error correction and double-bit error detection for firmware integrity |
| RAM Capacity | 132 KB total: 64 KB MSGRAM (shared), 32 KB M3 RAM, 36 KB C28x RAM - all parity/ECC protected |
| ePWM Modules | 6 independent ePWM modules, each with 16-bit TB counter, programmable dead-band (1–1023 SYSCLK cycles), and TZ fault inputs |
| IPC Mechanism | Hardware semaphore-based MSGRAM + 32 IPC flags + MTOC/CTOM message registers - <1 µs round-trip latency verified |
| Package & Temp | 176-pin HTQFP (RFPT), RoHS-compliant, rated for –40°C to 105°C junction temperature |
| Safety Features | Missing clock detector, PLLSLIP monitor, NMIWDs, CSM lock, register write protection, and µCRC module for data integrity |
Pinout & Package
Package: 176-pin Heat Sink Thermally Enhanced Thin Quad Flat Package (HTQFP-RFPT), 24 × 24 mm body, 0.5 mm pitch, exposed thermal pad (EPAD) on underside for PCB thermal vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO_1 | I/O Power Supply | 3.3 V supply for GPIO banks A/B/C/D - must be decoupled within 10 mm of pin with 100 nF + 10 µF |
| VDDA | Analog Power | 3.3 V analog supply for ADC reference and analog comparators - requires separate LDO and ferrite bead filtering |
| OSCIN/OSCOUT | Crystal Oscillator Interface | Supports 1–20 MHz fundamental-mode crystal; internal oscillator bias circuit eliminates external load capacitors |
| EMU0/EMU1 | JTAG Debug Interface | IEEE 1149.1 boundary-scan pins for C28x JTAG; shared with M3 SWD when debug mode enabled |
| GPIO0–GPIO63 | Configurable Digital I/O | Multi-function pins supporting ePWM, CAP, QEP, SPI, SCI, I²C, CAN, and general-purpose use - individually programmable pull-up/down |
| EPAD | Thermal & Electrical Ground | Exposed pad must be soldered to solid GND plane with ≥6 thermal vias (0.3 mm diameter) for thermal resistance ≤25°C/W |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core IPC with hardware semaphores | Enables deterministic, lock-free inter-processor messaging without software overhead or race conditions |
| ECC-protected flash and RAM | Guarantees runtime firmware and control data integrity in harsh EMI environments typical of industrial motor drives |
| 6-channel ePWM with asymmetric dead-band | Supports advanced topologies like three-phase inverters with independent high/low-side delay tuning per channel |
| Integrated µCRC module | Offloads CRC-16/CRC-32 computation from CPU cores - used for boot image validation and communication packet checksumming |
| Code Security Module (CSM) | Prevents unauthorized read-out of flash contents via JTAG/SWD and enforces secure boot authentication flow |
| Independent PLLs per subsystem | Allows M3 and C28x to operate at optimal frequencies (120 MHz / 150 MHz) without clock domain crossing bottlenecks |
Applications
| Industrial Servo Drives | Digital AC/DC Power Supplies |
|---|---|
Use Scenario: Closed-loop position/velocity/torque control of PMSM and BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: C28x core executes real-time current/voltage loop at 20 kHz with sub-100 ns interrupt latency; M3 core manages EtherCAT stack and HMI. Use Value: Dual-core separation eliminates jitter in control loops caused by communication stack execution - maintains ±0.05° position accuracy under network load. |
Use Scenario: Multi-phase interleaved LLC resonant converter with adaptive frequency modulation and active current sharing. IC Role / Device Role / Timing Role: C28x generates synchronized 100–500 kHz ePWM signals with cycle-by-cycle dead-band adjustment; M3 monitors telemetry and updates control parameters via IPC. Use Value: Hardware-accelerated µCRC validates firmware updates over CAN FD, preventing corrupted field upgrades that could cause catastrophic overvoltage events. |
| Grid-Tied Solar Inverters | Uninterruptible Power Supplies (UPS) |
Use Scenario: Three-phase string inverter with anti-islanding detection, reactive power injection, and grid synchronization. IC Role / Device Role / Timing Role: C28x runs phase-locked loop (PLL) and SVM modulation in <5 µs; M3 handles IEEE 1547 compliance logic and Modbus TCP gateway. Use Value: Independent PLLs allow C28x to maintain precise 50/60 Hz grid sync while M3 processes TLS-secured cloud telemetry without affecting timing fidelity. |
Use Scenario: Online double-conversion UPS with battery charge/discharge management, bypass control, and harmonic compensation. IC Role / Device Role / Timing Role: C28x controls bidirectional DC/AC and AC/DC converters using 6 ePWM channels; M3 runs SNMP agent and battery health algorithms. Use Value: ECC-protected RAM ensures state variables (SOC, SOH, thermal limits) remain uncorrupted during brownout recovery sequences - prevents false battery replacement alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| F28M36P63C1RFPT | Higher flash (1 MB), added CAN FD controller, no USB PHY - same pinout and IPC architecture | Required for CAN FD-based battery management systems where legacy CAN is insufficient for cell voltage streaming | Select when CAN FD bandwidth > 2 Mbps is mandatory and flash headroom for OTA updates exceeds 512 KB |
| TMS320F28379DZWTT | Single-core C28x only, 1 MB flash, 337-pin BGA, no M3 subsystem or IPC - higher PWM channel count (12 ePWM) | Suitable for cost-sensitive, ultra-high-resolution motor control where HMI/cloud connectivity is handled externally | Select when dual-core IPC is unnecessary and board space allows larger BGA package with higher I/O density |
Compared with F28M35E52B1RFPT, F28M36P63C1RFPT extends flash and adds CAN FD without changing footprint or safety architecture, while TMS320F28379DZWTT trades dual-core flexibility for higher PWM channel count and lower unit cost in single-domain control systems.
Availability
F28M35E52B1RFPT is available at Aetrix Electronics and suitable for industrial servo drives, digital AC/DC power supplies, grid-tied solar inverters, and uninterruptible power supplies requiring stable component supply across multi-year production cycles.
Supply support for F28M35E52B1RFPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and wireless technologies with over 90 years of innovation in industrial and automotive electronics.
The Concerto F28M35x product line was designed to unify system-level control and real-time deterministic processing in a single chip - targeting applications where ARM-based connectivity must coexist with DSP-grade motor/power loop performance without inter-chip latency or signal integrity loss.
FAQ
What is the maximum operating frequency of each core in the F28M35E52B1RFPT?
The F28M35E52B1RFPT operates its ARM Cortex-M3 core at up to 120 MHz and its TMS320C28x DSP core at up to 150 MHz. These frequencies are achieved using independent PLLs with configurable dividers, and both are validated across the full –40°C to 105°C temperature range. The F28M35E52B1RFPT datasheet specifies timing margins for all peripheral interfaces at these maximum speeds, including ePWM, SPI, and SCI modules.
Does the F28M35E52B1RFPT support CAN communication?
Yes, the F28M35E52B1RFPT integrates a single CAN 2.0B controller compliant with ISO 11898-1, supporting bit rates up to 1 Mbps and message filtering via 32 mailboxes. It does not support CAN FD. The CAN module is accessible exclusively to the C28x subsystem and shares DMA resources with other peripherals. Its physical layer interface requires an external transceiver such as the SN65HVD23x series.
How is inter-processor communication implemented in the F28M35E52B1RFPT?
The F28M35E52B1RFPT implements inter-processor communication via a 64 KB MSGRAM with hardware semaphore registers, 32 dedicated IPC flags, and MTOC/CTOM message registers. This architecture enables sub-microsecond latency for flag-based signaling and guaranteed atomic access to shared data - critical for synchronizing control loops between the M3 and C28x subsystems without software locks or polling overhead in the F28M35E52B1RFPT design.
What safety features are built into the F28M35E52B1RFPT?
The F28M35E52B1RFPT includes multiple hardware-enforced safety features: missing clock detection, PLLSLIP monitoring, dual independent watchdog timers (one per core), ECC protection for flash and RAM, register write protection via the Code Security Module (CSM), and µCRC acceleration for data integrity checks. These features are documented in the SPRUH22I Technical Reference Manual and are active at power-on reset - no software initialization required for basic fault detection in the F28M35E52B1RFPT.
Is the F28M35E52B1RFPT pin-compatible with other Concerto devices?
No, the F28M35E52B1RFPT is not pin-compatible with other Concerto family members such as the F28M36x series. While both use the 176-pin HTQFP (RFPT) package, pin functions differ significantly - for example, CAN and USB signals are reassigned, and certain GPIO multiplexing options change. Migration requires PCB layout revision and firmware adaptation; the F28M35E52B1RFPT pinout is unique to its specific memory and peripheral configuration.
F28M35E52B1RFPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-TQFP Exposed Pad
- Series:
- C2000™ C28x + ARM® Cortex® M3 Concerto™
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- C28x/ARM® Cortex®-M3
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 60MHz/60MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 512KB/512KB
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 136KB
- Voltage - Supply (Vcc/Vdd):
- 1.8V, 3.3V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- -
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28M35E52B1RFPT FAQ
1.How can I place an order for F28M35E52B1RFPT through Aetrix?
Please submit a Request for Quotation (RFQ) for F28M35E52B1RFPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28M35E52B1RFPT reliable?
The price and inventory of F28M35E52B1RFPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28M35E52B1RFPT is usually 5 days.
3.What payment methods are accepted for F28M35E52B1RFPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28M35E52B1RFPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28M35E52B1RFPT?
F28M35E52B1RFPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28M35E52B1RFPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28M35E52B1RFPT?
For technical support, including F28M35E52B1RFPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28M35E52B1RFPT requirements.
6.How does Aetrix verify that F28M35E52B1RFPT is sourced from the original manufacturer or authorized distributors?
All F28M35E52B1RFPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28M35E52B1RFPT meets industry standards.
7.What is the process for return or replacement of F28M35E52B1RFPT?
All F28M35E52B1RFPT units undergo pre-shipment inspection (PSI). If there is an issue with F28M35E52B1RFPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28M35E52B1RFPT part is unused and in its original packaging.
Return procedure for F28M35E52B1RFPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28M35E52B1RFPT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

