Texas Instruments F28M36H33C2ZWTQ
- Part No.:
- F28M36H33C2ZWTQ
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
F28M36H33C2ZWTQ.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 289BGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F28M36H33C2ZWTQ from Texas Instruments is a dual-core Concerto™ microcontroller integrating an Arm® Cortex®-M3 (100 MHz) and TMS320C28x (150 MHz) real-time control CPU on a single die, with dual 12-bit ADCs (2.88 MSPS, 24 total channels), 12 ePWM modules (24 outputs, 16 high-resolution), 6 comparators with integrated 10-bit DACs, and 142 GPIOs - deployed in industrial motor drives and solar inverters.
For engineers reviewing the F28M36H33C2ZWTQ datasheet, F28M36H33C2ZWTQ pinout, F28M36H33C2ZWTQ application, or F28M36H33C2ZWTQ equivalent, key selection criteria include dual-core clock coordination (100/150 MHz pairing), shared 64KB parity RAM absence, ZWT nFBGA package compatibility, and lack of Ethernet/USB peripherals versus P-series variants.
Technical Context
The F28M36H33C2ZWTQ implements strict hardware separation between its Master (Cortex-M3) and Control (C28x) subsystems via dedicated AHB/APB buses, IPC handshaking channels, and isolated memory maps - enabling concurrent communication stack execution and deterministic real-time control without software arbitration. Its analog subsystem features two independent 12-bit ADCs with synchronized sampling across 24 channels and six comparator-DAC units for fast overcurrent trip generation.
Clocking uses a shared crystal oscillator with independent PLLs per core; the M3 runs at 100 MHz while the C28x operates at 150 MHz - a configuration validated in Table 3-2 of SPRS825F. Safety mechanisms include ECC on both flash banks, parity on all RAM blocks, dual security zones (128-bit password each), and critical register lock protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core: Arm Cortex-M3 @ 100 MHz + TMS320C28x @ 150 MHz - enables parallel communication handling and deterministic PWM timing |
| Flash Memory | 1MB ECC-protected flash for Master subsystem; 512KB ECC-protected flash for Control subsystem - supports safe firmware updates and code integrity |
| RAM Configuration | 128KB total RAM: 112KB parity-protected + 16KB ECC-protected; no shared RAM (0KB) - differs from P-series, limiting inter-core data exchange bandwidth |
| Analog Subsystem | Dual 12-bit ADCs: 2.88 MSPS aggregate, 24 input channels, 347 ns conversion time - supports high-fidelity current/voltage sensing in 3-phase motor control |
| PWM & Timing | 12 ePWM modules (24 outputs, 16 high-resolution); 6 eCAP; 3 eQEP - provides full-bridge gate drive timing, encoder feedback, and fault zone triggering |
| Package & Temp | 289-ball ZWT nFBGA (16.0 mm × 16.0 mm); industrial temperature range (–40°C to 105°C junction) |
| Peripherals | No Ethernet 1588 or USB OTG - distinguishes H33C2 from P63C2/P53C2; retains dual CAN, 5 UARTs, 4 SSI/SPI, 2 I²C, McBSP, and EPI |
Pinout & Package
Package: 289-ball ZWT New Fine Pitch Ball Grid Array (nFBGA), 16.0 mm × 16.0 mm body size, 0.8 mm ball pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD12 / VDD18 / VDDA / VDDIO | Power supply domains | Separate 1.2-V digital core, 1.8-V analog bias, 3.3-V I/O rails - require independent decoupling per domain per datasheet Section 5.4 |
| ADC1INA0–ADC1INB7, ADC2INA0–ADC2INB7 | Analog inputs | 24 total ADC channel inputs across two independent 12-bit converters - support simultaneous sampling for vector control algorithms |
| COMPx (x=1–6) | Comparator inputs | 6 dedicated analog comparator inputs tied to internal 10-bit DACs - enable sub-microsecond overcurrent trip generation directly to ePWM trip zones |
| ePWMxA / ePWMxB | PWM outputs | 24 total PWM output pins (12 modules × 2 outputs) with high-resolution capability - drive 3-phase inverter bridges with dead-time insertion and fault response |
| GPIOn (n=0–142) | Configurable I/O | 142 individually programmable, glitch-free GPIOs - support multiplexed peripheral functions including UART, SPI, CAN, and quadrature encoder inputs |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core IPC architecture | 32-channel hardware interprocessor communication with 2KB message RAM per side - enables deterministic data exchange without OS intervention |
| Real-time control acceleration | Viterbi/Complex Math/CRC Unit (VCU) co-processor on C28x - accelerates FFTs, CRC checks, and motor control math by >10× vs. software-only execution |
| Hardware safety enforcement | ECC on all flash, parity on all RAM, dual security zones, and register lock protection - meets requirements for IEC 61508 SIL-2 system-level certification |
| Glitch-free power sequencing | All GPIOs (except GPIO199) are glitch-free during power-up/down - eliminates spurious actuation in motor gate drivers during brown-out conditions |
| Flexible clock management | Independent PLLs per core with dynamic ratio changes - allows runtime adjustment of M3/C28x frequencies while maintaining integer divide constraints per Table 3-2 |
Applications
| Industrial Motor Drives | Solar Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase AC induction or BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: F28M36H33C2ZWTQ executes real-time PWM generation, ADC sampling, and current loop calculations on C28x core while M3 handles Modbus TCP and web server tasks. Use Value: 150-MHz C28x with 16 HRPWM outputs ensures <150-ps resolution for precise dead-time control, reducing switching losses by up to 12% versus 100-MHz alternatives. | Use Scenario: Centralized string-level MPPT and grid-synchronization in commercial rooftop solar installations. IC Role / Device Role / Timing Role: F28M36H33C2ZWTQ's dual ADCs sample DC-link voltage/current and grid voltage simultaneously; C28x computes MPPT algorithm while M3 manages IEEE 1547-compliant anti-islanding detection. Use Value: 2.88-MSPS dual ADC throughput enables 20-kHz sampling of 3-phase grid waveforms with <0.1% THD error, meeting UL 1741 SA harmonic limits. |
| Uninterruptible Power Supplies | Automated Sorting Equipment |
Use Scenario: Three-phase online UPS with active rectifier and inverter stages requiring bidirectional power flow control and battery management. IC Role / Device Role / Timing Role: F28M36H33C2ZWTQ coordinates rectifier (input stage) and inverter (output stage) ePWMs via IPC, synchronizing zero-crossing detection and harmonic compensation. Use Value: Six comparator-DAC units provide hardware-based overvoltage/overcurrent trip signals directly to ePWM trip zones, achieving <500-ns fault response - critical for IGBT protection during short-circuit events. | Use Scenario: High-speed vision-guided conveyor belt sorting of pharmaceutical vials using real-time image processing and servo coordination. IC Role / Device Role / Timing Role: F28M36H33C2ZWTQ's eQEP modules decode encoder feedback from 4-axis servo drives; M3 core runs lightweight vision inference while C28x manages motion profiles. Use Value: 32-bit eQEP counters with index pulse capture support ±0.001° position resolution at 100-kRPM, enabling sub-millimeter placement accuracy in packaging lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| F28M36P53C2ZWT | Includes 10/100 ENET 1588 MII and USB OTG; adds 64KB shared RAM; same ZWT package and temp grade | Required for time-sensitive networking (TSN) or host USB device functionality; supports larger inter-core data buffers | Select when Ethernet-based control network or USB firmware update capability is mandatory |
| TMS320F28388D | Dual C28x cores (no Arm M3); includes EtherCAT, enhanced analog (16-bit ADC), and 2MB flash; 176-pin HTQFP package | Better suited for pure real-time control without high-level protocol stacks; lacks native TCP/IP or USB stack offload | Select when deterministic sub-µs control latency is prioritized over communication flexibility |
Compared with F28M36P53C2ZWT, the F28M36H33C2ZWTQ omits Ethernet/USB to reduce cost and power, making it optimal for cost-sensitive inverters where CAN/UART suffices; versus TMS320F28388D, it trades raw control determinism for Arm-based protocol stack scalability in hybrid communication-control systems.
Availability
F28M36H33C2ZWTQ is available at Aetrix Electronics and suitable for industrial motor drives, solar inverters, uninterruptible power supplies, and automated sorting equipment requiring stable component supply across extended production lifecycles.
Supply support for F28M36H33C2ZWTQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The F28M36x Concerto™ family was designed to unify communication and real-time control in a single chip - targeting solar inverters, motor drives, and industrial automation systems needing both high-level protocol stacks and sub-microsecond PWM timing.
FAQ
What is the maximum operating frequency of each core in the F28M36H33C2ZWTQ?
The F28M36H33C2ZWTQ features an Arm Cortex-M3 core rated at 100 MHz and a TMS320C28x core rated at 150 MHz. These frequencies are validated per Table 3-2 in SPRS825F and reflect the highest stable clock speeds achievable under recommended operating conditions. The F28M36H33C2ZWTQ does not support the 125-MHz M3 option found in P-series variants.
Does the F28M36H33C2ZWTQ include Ethernet or USB peripherals?
No, the F28M36H33C2ZWTQ excludes both 10/100 ENET 1588 MII and USB OTG peripherals - a key distinction from the P63C2 and P53C2 variants. This omission reduces silicon area and power consumption, making the F28M36H33C2ZWTQ suitable for applications relying on CAN, UART, or SPI for communication instead of Ethernet or USB.
How much shared RAM does the F28M36H33C2ZWTQ have, and why does it matter?
The F28M36H33C2ZWTQ has 0 KB of shared RAM, unlike the P63C2/P53C2 variants which offer 64 KB. This means inter-core data exchange must occur exclusively through the 2KB IPC message RAMs - constraining bulk data transfer bandwidth but simplifying memory coherency management. Designers must optimize IPC usage for low-latency, small-payload communication.
What analog features differentiate the F28M36H33C2ZWTQ from standard C2000 MCUs?
The F28M36H33C2ZWTQ integrates dual 12-bit ADCs (2.88 MSPS, 24 channels total), four Sample-and-Hold circuits, and six comparators with integrated 10-bit DACs - all accessible to the C28x core. Unlike single-core C2000 devices, this analog subsystem is shared and synchronized across both cores, enabling coordinated sampling and hardware-triggered trip actions directly to ePWM modules.
Is the F28M36H33C2ZWTQ pin-compatible with other F28M36x devices in the ZWT package?
Yes, the F28M36H33C2ZWTQ is pin-compatible with all F28M36x devices offered in the 289-ball ZWT nFBGA package, including F28M36P63C2ZWT and F28M36P53C2ZWT. Signal assignments, power pin locations, and thermal pad layout are identical; functional differences arise only from internal peripheral enablement and memory mapping - verified in Figures 4-1 through 4-5 and Table 4-1 of SPRS825F.
F28M36H33C2ZWTQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 289-LFBGA
- Series:
- C2000™ C28x + ARM® Cortex® M3 Concerto™
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- C28x/ARM® Cortex®-M3
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 100MHz/150MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, McBSP, SCI, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 142
- Program Memory Size:
- 512KB/768KB
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 232KB
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.63V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28M36H33C2ZWTQ FAQ
1.How can I place an order for F28M36H33C2ZWTQ through Aetrix?
Please submit a Request for Quotation (RFQ) for F28M36H33C2ZWTQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28M36H33C2ZWTQ reliable?
The price and inventory of F28M36H33C2ZWTQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28M36H33C2ZWTQ is usually 5 days.
3.What payment methods are accepted for F28M36H33C2ZWTQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28M36H33C2ZWTQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28M36H33C2ZWTQ?
F28M36H33C2ZWTQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28M36H33C2ZWTQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28M36H33C2ZWTQ?
For technical support, including F28M36H33C2ZWTQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28M36H33C2ZWTQ requirements.
6.How does Aetrix verify that F28M36H33C2ZWTQ is sourced from the original manufacturer or authorized distributors?
All F28M36H33C2ZWTQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28M36H33C2ZWTQ meets industry standards.
7.What is the process for return or replacement of F28M36H33C2ZWTQ?
All F28M36H33C2ZWTQ units undergo pre-shipment inspection (PSI). If there is an issue with F28M36H33C2ZWTQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28M36H33C2ZWTQ part is unused and in its original packaging.
Return procedure for F28M36H33C2ZWTQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28M36H33C2ZWTQ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

