Texas Instruments F28M36P63C2ZWTQ
- Part No.:
- F28M36P63C2ZWTQ
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
F28M36P63C2ZWTQ.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 289NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
F28M36P63C2ZWTQ from Texas Instruments is a dual-core Concerto™ microcontroller integrating an Arm® Cortex®-M3 (125 MHz) for communications and a TMS320C28x (150 MHz) for real-time control, with 1MB ECC flash, 128KB RAM (ECC/parity), dual 12-bit ADCs (2.88 MSPS), 12 ePWM modules, and 10/100 ENET 1588 MII - deployed in solar string inverters and industrial AC drive control modules.
For engineers reviewing the F28M36P63C2ZWTQ datasheet, F28M36P63C2ZWTQ pinout, F28M36P63C2ZWTQ application, or F28M36P63C2ZWTQ equivalent, key selection criteria include dual-core clock coordination (125/150 MHz max), shared 64KB parity RAM, IPC handshaking channels, and ZWT nFBGA (289-ball, 16×16 mm) thermal performance at –40°C to 105°C junction temperature.
Technical Context
The F28M36P63C2ZWTQ implements strict hardware separation between its Master Subsystem (Cortex-M3) and Control Subsystem (C28x), with dedicated buses (AHB/APB vs C28 CPU/DMA), independent voltage regulators (1.2-V digital, 1.8-V analog, 3.3-V I/O), and dual security zones (128-bit password per zone). Interprocessor communication occurs via 32-channel IPC with 2KB message RAM per side and hardware handshaking.
Its analog subsystem integrates two synchronized 12-bit ADCs with 24 total channels, four S/H circuits, and six comparators with integrated 10-bit DACs - all clocked independently from the C28x core to maintain timing integrity during high-speed PWM generation and fault response (e.g., comparator-to-GPIO trip within defined latency).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: Arm Cortex-M3 @ 125 MHz + TMS320C28x @ 150 MHz - enables concurrent Ethernet/USB protocol stack execution and deterministic motor control loop timing. |
| Memory | 1MB flash (ECC), 128KB RAM (ECC/parity), 64KB shared RAM (parity), 2KB IPC message RAM - supports secure boot, runtime error correction, and low-latency inter-core data exchange. |
| Analog Performance | Dual 12-bit ADCs, 2.88 MSPS aggregate, 24-channel input, 347 ns conversion time - enables simultaneous sampling of current/voltage feedback across 3-phase power stages. |
| PWM & Control | 12 ePWM modules (24 outputs, 16 high-resolution), 6 eCAP, 3 eQEP, VCU/FPU - delivers sub-100-ps resolution for BLDC commutation and encoder-based position tracking. |
| Communication Peripherals | 10/100 ENET 1588 MII, USB OTG + PHY, 2× D_CAN, 5× UART, 4× SSI/SPI, 2× I²C - supports time-synchronized industrial networking and host-device interoperability. |
| Package & Temp | 289-ball ZWT nFBGA (16.0 mm × 16.0 mm), –40°C to 105°C junction - qualified for convection-cooled industrial motor drives and solar inverters. |
Pinout & Package
Package: 289-ball ZWT New Fine Pitch Ball Grid Array (nFBGA), 16.0 mm × 16.0 mm body size, 0.8 mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD12 / VDD18 / VDDA / VDDIO | Power supply domains | Separate 1.2-V digital core, 1.8-V analog, 3.3-V I/O rails - require independent decoupling to meet noise immunity specs for ADC and PWM operation. |
| ADC1INA0–ADC1INB7, ADC2INA0–ADC2INB7 | Analog inputs | 24 dedicated ADC input pins (12 per ADC), supporting differential or single-ended acquisition - routed to internal S/H for synchronized sampling. |
| GPIO0–GPIO142 | Configurable I/O | 142 multiplexed, glitch-free GPIOs - support peripheral functions including ePWM, eCAP, eQEP, SCI, SPI, I²C, CAN, and external interrupt triggers. |
| XRS / XCLKIN / X1 / X2 | Reset & clock interface | Asynchronous reset (XRS), external clock input (XCLKIN), and crystal oscillator terminals (X1/X2) - enable flexible clock sourcing and fail-safe system recovery. |
| EMAC_MII_TXD[3:0], EMAC_MII_RXD[3:0] | Ethernet physical layer | 10/100 MII interface pins - connect directly to external PHY without level-shifting; support IEEE 1588 timestamping via dedicated registers. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core IPC architecture | 32 hardware handshaking channels + 4 IPC interrupt-capable channels - enables deterministic, low-overhead data transfer between Cortex-M3 and C28x without software polling. |
| Real-time analog subsystem | Two independent 12-bit ADCs with 24-channel mux, 2.88 MSPS aggregate rate, and 347 ns conversion - supports simultaneous current sensing across three motor phases with <1 µs inter-channel skew. |
| Enhanced PWM safety | 12 ePWM modules with 12 fault trip zones assignable to any of 64 GPIO pins - allows hardware-level shutdown of power stage drivers within <100 ns of overcurrent detection. |
| Hardware security | Dual security zones (128-bit password each), ECC on flash/RAM, parity on RAM, boot ROM lock - meets requirements for SIL-2 functional safety certification in industrial drives. |
| Integrated connectivity | 10/100 ENET 1588 MII + USB OTG + 2× D_CAN - eliminates need for external protocol bridges in distributed control systems requiring time-synchronized node coordination. |
Applications
| Solar String Inverter | Industrial AC Drive Control |
|---|---|
Use Scenario: Distributed photovoltaic array with per-string MPPT and grid-synchronization. IC Role / Device Role / Timing Role: F28M36P63C2ZWTQ executes MPPT algorithm on C28x while Cortex-M3 handles Modbus TCP/Ethernet communication and anti-islanding detection. Use Value: Dual-core isolation prevents communication stack latency from disrupting 20-kHz PWM carrier timing; shared RAM enables fast transfer of DC-link voltage/current measurements for real-time power limiting. |
Use Scenario: Vector-controlled 3-phase induction motor drive with field-oriented control and safety torque off (STO). IC Role / Device Role / Timing Role: C28x runs 10-kHz FOC loop with ePWM/eQEP/ADC; Cortex-M3 manages EtherCAT slave stack and HMI interface. Use Value: Hardware fault trip zones tied to comparator outputs allow <100 ns shutdown of gate drivers during overcurrent; dual watchdogs monitor both cores independently for ASIL-B compliance. |
| Central Inverter Monitoring Unit | BLDC Motor Drive (DC-input) |
Use Scenario: Central controller aggregating status from multiple string inverters and interfacing with SCADA via Ethernet. IC Role / Device Role / Timing Role: Cortex-M3 handles TCP/IP stack, data logging, and web server; C28x performs real-time diagnostics on incoming CAN messages from strings. Use Value: 10/100 ENET 1588 MII enables microsecond-accurate timestamping of event logs; dual security zones isolate firmware update partition from control-critical memory. |
Use Scenario: High-efficiency 48V DC-fed brushless DC motor drive for HVAC compressors. IC Role / Device Role / Timing Role: C28x executes 20-kHz commutation using ePWM and Hall sensor inputs via eQEP; Cortex-M3 manages CAN bus diagnostics and parameter configuration. Use Value: Six integrated comparators with DACs enable adaptive overvoltage protection; VCU accelerates 16-bit FFTs for acoustic noise reduction in motor current harmonics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| F28M36P53C2ZWT | Same package and pinout; reduced flash (512 KB vs 1024 KB), no ENET or USB OTG peripherals. | Suitable for cost-sensitive motor drives without Ethernet or USB host requirements. | Select when application does not require 10/100 ENET 1588 or USB OTG functionality and firmware size fits within 512 KB. |
| TMS320F28388D | Dual C28x cores (no Arm); adds EtherCAT, higher ADC resolution (16-bit), but lacks integrated ENET MII PHY and USB. | Better suited for pure control-dense applications like servo drives where EtherCAT is mandatory and communication offload is handled externally. | Choose when EtherCAT slave capability is required and Arm-based protocol stacks are unnecessary; note different package (HTQFP-176) and no shared IPC architecture. |
Compared with F28M36P53C2ZWT and TMS320F28388D, the F28M36P63C2ZWTQ uniquely combines Arm-based connectivity (ENET/USB/CAN) with C28x real-time control in a single die, enabling tightly coupled, low-latency coordination between communication and control tasks without external bridges or multi-chip synchronization overhead.
Availability
F28M36P63C2ZWTQ is available at Aetrix Electronics and suitable for solar inverters, industrial AC drives, and BLDC motor control systems requiring stable component supply, long-term industrial lifecycle support, and automotive-grade reliability under thermal stress.
Supply support for F28M36P63C2ZWTQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with leadership in industrial, automotive, and power electronics markets.
The F28M36x Concerto™ family was designed to unify communication and real-time control in a single chip - targeting solar energy systems, motor drives, and industrial automation where deterministic control timing and robust network connectivity must coexist without software contention.
FAQ
What is the maximum operating junction temperature for the F28M36P63C2ZWTQ?
The F28M36P63C2ZWTQ is rated for a junction temperature range of –40°C to 105°C, as indicated by the 'T' suffix in the part number. This specification is validated per TI's thermal resistance characteristics for the ZWT package (Revision A silicon) and applies under recommended operating conditions with proper PCB thermal design.
Does the F28M36P63C2ZWTQ support pin-compatible replacement with other Concerto devices?
No - the F28M36P63C2ZWTQ is not pin-compatible with F28M36H53B2 or F28M36H33B2 despite sharing the ZWT package, due to differences in peripheral enablement (e.g., ENET/USB presence) and internal signal routing. Pin compatibility is only guaranteed within the P63C2/P53C2 variant group.
How does the IPC mechanism work between the Cortex-M3 and C28x subsystems in the F28M36P63C2ZWTQ?
The F28M36P63C2ZWTQ uses a hardware-managed Interprocessor Communication (IPC) module with 32 handshaking channels and dedicated 2KB message RAM on each side. Channels can generate interrupts, and data transfers occur without CPU intervention - enabling deterministic, low-latency coordination such as passing ADC results from C28x to Cortex-M3 for cloud upload.
Can the F28M36P63C2ZWTQ's dual ADCs operate synchronously for three-phase current measurement?
Yes - the F28M36P63C2ZWTQ's dual 12-bit ADCs support synchronized start triggers via software or PWM events, allowing simultaneous sampling across all 24 channels. This capability is essential for accurate three-phase current reconstruction with minimal inter-channel skew (<1 µs).
What safety features are implemented in the F28M36P63C2ZWTQ for industrial applications?
The F28M36P63C2ZWTQ includes ECC on flash and RAM, parity on RAM, dual security zones with 128-bit passwords, hardware fault trip zones tied to comparators, independent watchdog timers per core, and critical register lock protection - collectively supporting IEC 61508 SIL-2 and ISO 13849 PLd certification efforts in motor control systems.
F28M36P63C2ZWTQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 289-LFBGA
- Series:
- C2000™ C28x + ARM® Cortex® M3 Concerto™
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- C28x/ARM® Cortex®-M3
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 125MHz/150MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, McBSP, SCI, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 142
- Program Memory Size:
- 512KB/1MB
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 232KB
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.63V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28M36P63C2ZWTQ FAQ
1.How can I place an order for F28M36P63C2ZWTQ through Aetrix?
Please submit a Request for Quotation (RFQ) for F28M36P63C2ZWTQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28M36P63C2ZWTQ reliable?
The price and inventory of F28M36P63C2ZWTQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28M36P63C2ZWTQ is usually 5 days.
3.What payment methods are accepted for F28M36P63C2ZWTQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28M36P63C2ZWTQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28M36P63C2ZWTQ?
F28M36P63C2ZWTQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28M36P63C2ZWTQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28M36P63C2ZWTQ?
For technical support, including F28M36P63C2ZWTQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28M36P63C2ZWTQ requirements.
6.How does Aetrix verify that F28M36P63C2ZWTQ is sourced from the original manufacturer or authorized distributors?
All F28M36P63C2ZWTQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28M36P63C2ZWTQ meets industry standards.
7.What is the process for return or replacement of F28M36P63C2ZWTQ?
All F28M36P63C2ZWTQ units undergo pre-shipment inspection (PSI). If there is an issue with F28M36P63C2ZWTQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28M36P63C2ZWTQ part is unused and in its original packaging.
Return procedure for F28M36P63C2ZWTQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28M36P63C2ZWTQ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

