My Inquiry
My Account
Texas Instruments F28P650DK9ZEJR
- Part No.:
- F28P650DK9ZEJR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 256-LFBGA
- Datasheet:
-
F28P650DK9ZEJR.pdf
- Description:
- C2000 32-bit MCU, 2x C28x+CLA
- Quantity:
- Payment:
- Shipping:
Inventory:990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28P650DK9ZEJR from Texas Instruments is a dual-C28x DSP + CLA real-time microcontroller for high-precision power electronics control, featuring 200MHz C28x CPUs, IEEE 754 double-precision FPU, 1.28MB ECC-protected flash, 248KB parity-protected RAM, and EtherCAT SubDevice Controller - deployed in servo drives, string inverters, and EV DC fast chargers.
For engineers reviewing the TMS320F28P650DK9ZEJR datasheet, TMS320F28P650DK9ZEJR pinout, TMS320F28P650DK9ZEJR application, or TMS320F28P650DK9ZEJR equivalent, key selection criteria include lockstep CPU2 support, ZEJ nFBGA-256 package compatibility, 36-channel HRPWM with MINDB/ICL, dual CAN FD, and functional safety certification up to ASIL B/SIL 2.
Technical Context
The TMS320F28P650DK9ZEJR implements a deterministic real-time control architecture with two independent 200MHz C28x DSP cores (CPU1 and CPU2), where CPU2 operates in lockstep mode for fault detection, and a dedicated 200MHz CLA CPU executing control law code independently. It integrates three 16-bit/12-bit ADCs (1.19MSPS @16-bit), 11 windowed comparators with slope-compensated DAC references, and hardware oversampling (up to 128×) with outlier rejection.
Its peripheral subsystem includes 36 ePWM channels with 150ps resolution, seven eCAP modules (two with HRCAP), six eQEP interfaces, 16 SDFM input channels, and a Configurable Logic Block (CLB) with six logic tiles for custom encoder or PWM logic - all tightly coupled to analog and control units to minimize signal chain latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual 32-bit C28x DSP cores + single CLA CPU, all at 200MHz - enables parallel real-time control loop execution and independent background processing. |
| Flash / RAM | 1.28MB ECC-protected flash across 5 banks; 248KB enhanced parity-protected RAM - supports robust firmware updates and runtime data integrity in industrial environments. |
| Analog Subsystem | Three 16-bit/12-bit ADCs (1.19MSPS/3.92MSPS); 11 CMPSS with 12-bit DAC references; two buffered 12-bit DAC outputs - delivers synchronized, high-resolution sensing for current/voltage feedback in multilevel converters. |
| PWM & Timing | 36 ePWM channels, all with 150ps high-resolution capability, MINDB logic, and Illegal Combo Logic - enables precise dead-time control and safe switching in GaN/SiC-based resonant and matrix converters. |
| Communications | EtherCAT SubDevice Controller; two CAN FD interfaces; Fast Serial Interface (FSI) up to 200Mbps; USB 2.0 (MAC+PHY); four SPI, two I²C, two UART - provides deterministic fieldbus connectivity and high-speed isolated communication for distributed control systems. |
| Safety & Security | Lockstep C28x CPU2; ISO 26262 ASIL B / IEC 61508 SIL 2 certified; AES-128/192/256 accelerator; JTAGLOCK; zero-pin boot - meets requirements for functional safety and secure boot in automotive and industrial applications. |
Pinout & Package
Package: 256-ball New Fine Pitch Ball Grid Array (nFBGA), ZEJ suffix, 13mm × 13mm, 0.8mm pitch, lead-free and green compliant. Thermal resistance θJA = 21.5°C/W (JEDEC High-K board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power / ground | Separate 3.3V analog supply domain with dedicated ground - ensures low-noise reference for 16-bit ADC and DAC operation. |
| A0/DACA_OUT | Analog output | Buffered 12-bit DAC output channel A - used for slope compensation in peak/valley current mode control loops. |
| B0/VDAC / B1/DACC_OUT | Analog output | Second buffered 12-bit DAC output pair - enables dual-loop reference generation or auxiliary control signals. |
| VREFHIA / VREFLOA | ADC reference inputs | High- and low-side voltage references for ADC A - configurable for ratiometric or absolute measurement schemes. |
| GPIO126–GPIO134 | Multiplexed I/O | Programmable pins supporting TDI/TDO/TCK/TMS JTAG debug, EMIF, or general-purpose functions - enables flexible board-level test and memory expansion. |
Key Features
| Feature | Design Value |
|---|---|
| Lockstep C28x CPU2 | Hardware comparator between CPU1 and CPU2 detects transient/permanent faults without software overhead - required for ASIL B compliance in motor control safety islands. |
| Live Firmware Update (LFU) | Hardware-assisted context switch between old and new firmware images with minimal downtime - enables over-the-air updates in mission-critical power systems. |
| Configurable Logic Block (CLB) | Six logic tiles implement custom encoder interfaces, PWM edge logic, or state machines - eliminates need for external CPLD/FPGA in servo drive timing-critical paths. |
| Hardware ADC Redundancy Checker | Automatically compares conversion results across multiple ADC modules - provides functional safety evidence for ISO 26262 without consuming CPU cycles. |
| Minimum Dead-Band Logic (MINDB) | Prevents shoot-through by enforcing minimum dead-time on complementary PWM pairs - critical for SiC/GaN half-bridge gate drivers operating above 100kHz. |
Applications
| Servo Drive Control Module | String Inverter |
|---|---|
Use Scenario: Closed-loop position/velocity/torque control of PMSM or BLDC motors in industrial robots and CNC axes. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC), space-vector modulation (SVM), and current loop compensation at ≤1µs latency. Use Value: Dual C28x + CLA enables simultaneous FOC on CPU1, observer on CPU2, and PWM update on CLA - achieving <500ns jitter on 36 HRPWM outputs. | Use Scenario: MPPT tracking and grid-synchronized DC-AC conversion in photovoltaic systems with multiple panel strings. IC Role / Device Role / Timing Role: High-speed ADC sampling (3.92MSPS @12-bit), dual CAN FD for string monitoring, and EtherCAT for central controller interface. Use Value: Hardware oversampling (128×) and outlier rejection improve MPPT accuracy under partial shading; FSI enables isolated communication with DC-link sensors. |
| EV DC Fast Charging Station | Industrial AC-DC Power Supply |
Use Scenario: Bidirectional AC-DC and DC-DC conversion in 150kW+ charging stations with liquid-cooled SiC modules. IC Role / Device Role / Timing Role: Real-time control of interleaved totem-pole PFC and CLLC resonant DC-DC stages using 36 HRPWM channels. Use Value: MINDB and ICL logic prevent shoot-through during zero-voltage switching transitions; dual CAN FD supports BMS and vehicle handshake protocols. | Use Scenario: High-efficiency, high-density server PSU with digital control of LLC resonant converter and synchronous rectification. IC Role / Device Role / Timing Role: Precise phase-shifted PWM generation, adaptive dead-time correction, and PMBus-based telemetry reporting. Use Value: CLB implements custom phase-shift logic; AES acceleration secures firmware updates; 1.28MB flash stores multiple calibration profiles per load condition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28379D | Single C28x+CLA subsystem (400 MIPS total), no lockstep CPU, 1MB flash, 337-ball BGA package | Lacks ASIL B certification and EtherCAT; suited for non-safety-critical motor drives | Select when cost-sensitive designs omit functional safety and fieldbus requirements. |
| TMS320F28P550SJ | Single C28x+CLA, 128KB RAM, 512KB flash, 100-pin HTQFP, no EtherCAT or CAN FD | Lower pin count and memory; targets compact servo drives without multi-protocol connectivity | Choose for space-constrained, lower-complexity applications where ZEJ nFBGA is not required. |
Compared with TMS320F28379D and TMS320F28P550SJ, the TMS320F28P650DK9ZEJR uniquely combines dual-lockstep CPUs, EtherCAT, dual CAN FD, and ASIL B certification in a 256-ball nFBGA - making it the only option for safety-certified, multi-protocol, high-power-density industrial and automotive power systems.
Availability
TMS320F28P650DK9ZEJR is available at Aetrix Electronics and suitable for servo drive control modules, string inverters, and EV DC fast charging stations requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial OEMs.
Supply support for TMS320F28P650DK9ZEJR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of leadership in real-time control MCUs.
The TMS320F28P650DK9ZEJR belongs to TI's C2000™ real-time microcontroller family, engineered specifically for ultra-low-latency, high-precision control of power electronics - including SiC/GaN-based inverters, motor drives, and renewable energy systems.
FAQ
What is the package type and thermal specification for TMS320F28P650DK9ZEJR?
The TMS320F28P650DK9ZEJR uses a 256-ball New Fine Pitch Ball Grid Array (nFBGA) package with ZEJ suffix, measuring 13mm × 13mm at 0.8mm pitch. Its thermal resistance is θJA = 21.5°C/W on a JEDEC High-K board. The device operates from –40°C to 125°C ambient temperature and supports junction temperatures up to 150°C, making it suitable for thermally demanding industrial and automotive under-hood applications. TMS320F28P650DK9ZEJR integrates internal VREG for 1.2V core generation and brownout reset circuitry.
Does TMS320F28P650DK9ZEJR support functional safety standards?
Yes, TMS320F28P650DK9ZEJR is ISO 26262 certified up to ASIL B and IEC 61508 certified up to SIL 2 by TÜV SÜD. It includes lockstep C28x CPU2, hardware memory self-test (MPOST), ERAD diagnostic unit, and reciprocal ADC comparison logic - all documented to aid system-level safety design. TMS320F28P650DK9ZEJR also supports systematic capability up to ASIL D and SIL 3, with hardware integrity rated ASIL B and SIL 2. Safety manuals and FMEDA reports are available from TI.
How many high-resolution PWM channels does TMS320F28P650DK9ZEJR provide, and what advanced features do they include?
TMS320F28P650DK9ZEJR provides 36 ePWM channels, all with 150ps high-resolution capability. Each channel supports Minimum Dead-Band Logic (MINDB), Illegal Combo Logic (ICL), and Diode Emulation (DE) - enabling safe, efficient control of multilevel, matrix, and resonant converters without external logic. These features are essential for SiC/GaN gate driving at switching frequencies >200kHz. TMS320F28P650DK9ZEJR also supports hardware trip zone inputs and synchronization with ADC start-of-conversion events.
What analog peripherals are integrated into TMS320F28P650DK9ZEJR?
TMS320F28P650DK9ZEJR integrates three 16-bit/12-bit ADCs (1.19MSPS @16-bit, 3.92MSPS @12-bit), each with independent sample-and-hold, hardware post-processing, and oversampling up to 128×. It also includes 11 windowed comparators with 12-bit DAC references (slope compensation enabled), two buffered 12-bit DAC outputs, and 24 redundant ADC input channels. These peripherals support simultaneous current/voltage sensing and functional safety redundancy checks - critical for motor control and power conversion applications.
Is TMS320F28P650DK9ZEJR pin-compatible with other F28P65x variants?
No, TMS320F28P650DK9ZEJR is not pin-compatible with other F28P65x variants due to its ZEJ (256-ball nFBGA) package - which differs from NMR (169-ball), PTP (176-pin QFP), and PZP (100-pin QFP) packages used by other members of the family. While electrical functionality overlaps significantly, PCB layout must be designed specifically for the 13mm × 13mm ZEJ footprint. TMS320F28P650DK9ZEJR shares the same ball map as TMS320F28P650DK8ZEJR and TMS320F28P650DK7ZEJR, but differs in lockstep and EtherCAT enablement.
F28P650DK9ZEJR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 256-LFBGA
- Series:
- C2000™ C28x Piccolo™, Functional Safety (FuSa)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- C28x
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, Ethernet, I2C, SCI, SPI, UART/USART, USB
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 163
- Program Memory Size:
- 1.28MB (1.28M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 248K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.8V ~ 3.63V
- Data Converters:
- A/D 40x12/16b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
F28P650DK9ZEJR FAQ
1.How can I place an order for F28P650DK9ZEJR through Aetrix?
Please submit a Request for Quotation (RFQ) for F28P650DK9ZEJR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for F28P650DK9ZEJR reliable?
The price and inventory of F28P650DK9ZEJR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for F28P650DK9ZEJR is usually 5 days.
3.What payment methods are accepted for F28P650DK9ZEJR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for F28P650DK9ZEJR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for F28P650DK9ZEJR?
F28P650DK9ZEJR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your F28P650DK9ZEJR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for F28P650DK9ZEJR?
For technical support, including F28P650DK9ZEJR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your F28P650DK9ZEJR requirements.
6.How does Aetrix verify that F28P650DK9ZEJR is sourced from the original manufacturer or authorized distributors?
All F28P650DK9ZEJR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that F28P650DK9ZEJR meets industry standards.
7.What is the process for return or replacement of F28P650DK9ZEJR?
All F28P650DK9ZEJR units undergo pre-shipment inspection (PSI). If there is an issue with F28P650DK9ZEJR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The F28P650DK9ZEJR part is unused and in its original packaging.
Return procedure for F28P650DK9ZEJR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
F28P650DK9ZEJR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
