My Inquiry
My Account
onsemi FAN2110EMPX
 TinyBuck.jpg)
- Part No.:
- FAN2110EMPX
- Manufacturer:
- onsemi
- Package:
- 25-WQFN Exposed Pad
- Datasheet:
-
FAN2110EMPX.pdf
- Description:
- IC REG BUCK ADJ 10A 25MLP
- Quantity:
- Payment:
- Shipping:
Inventory:1,972
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN2110EMPX from ON Semiconductor is a 10 A integrated synchronous buck regulator with 3–24 V input range, 0.8 V to 80% VIN output range, 1% reference accuracy, programmable 200–600 kHz switching frequency, and internal bootstrap diode-designed for point-of-load regulation in graphics cards and telecom infrastructure.
For engineers reviewing the FAN2110EMPX datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, thermal resistance data (θJC = 4–7 °C/W), MLP 5×6 mm 25-pin package mapping, and real-world startup-on-pre-bias behavior confirmed in Figure 25 of the official datasheet.
Technical Context
The FAN2110EMPX implements summing-current-mode PWM control using lossless current sensing and voltage feedforward via the RAMP pin. Its modulator compares an amplified inductor current signal with an internally generated ramp whose amplitude scales with VIN, enabling stable operation across the full 3–24 V input range.
It integrates high- and low-side MOSFETs with optimized interconnects in a single thermally enhanced MLP package, eliminating external gate-drive components and minimizing parasitic inductance. Protection logic includes cycle-by-cycle current limiting (programmable via ILIM), over-voltage (115% VREF), under-voltage (73% VREF), and thermal shutdown at 155 °C with 30 °C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 24 V - supports wide-rail systems including 5 V, 12 V, and 24 V industrial/telecom inputs without external regulators. |
| Output Current | 10 A continuous - delivers full rated load with ≤70 °C MOSFET temperature rise at 20 VIN/1.5 VOUT, per Figure 18. |
| Reference Accuracy | ±0.625% (795–805 mV) - ensures tight output regulation across –40 °C to +85 °C ambient, critical for CPU/GPU core supplies. |
| Peak Efficiency | 93.5% at 12 VIN/1.5 VOUT/6 A - achieved via synchronous rectification and low-RDS(ON) internal MOSFETs, reducing conduction losses. |
| Switching Frequency | 200–600 kHz - programmable via RT resistor; higher frequencies enable smaller magnetics and all-ceramic output filters. |
| Thermal Resistance | θJC = 4 °C/W (P1/P3), 7 °C/W (P2) - enables direct thermal coupling to PCB copper planes for high-power density layouts. |
| Soft-Start Time | 5.3 ms to 0.8×VREF - prevents inrush current during power-up; fault latch inhibited until 6.7 ms (T1.0) per Figure 31. |
Pinout & Package
Package: 5 mm × 6 mm, 25-pin Molded Leadless Package (MLP) with three exposed thermal pads (P1, P2, P3) on bottom side for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (P1, 6–12) | Switching Node | Junction of internal high- and low-side MOSFETs; connects directly to inductor; requires low-inductance layout to minimize ringing. |
| VIN (P2, 2–5) | Power Input | Main DC input supply (3–24 V); multiple pins reduce IR drop and improve current sharing in high-current paths. |
| PGND (P3, 21–23) | Power Ground | Low-side MOSFET source return; must be tied to power ground plane with minimal impedance to prevent noise coupling. |
| BOOT (1) | High-Side Gate Drive Supply | Connects via 0.1 µF ceramic capacitor to SW; internal bootstrap diode recharges it when SW is low-no external diode needed. |
| PGOOD (13) | Power-Good Flag | Open-drain output asserting LOW if FB deviates >11% from VREF; used for system sequencing and fault reporting. |
| EN (14) | Enable Control | Logic HIGH enables operation; internal 800 kΩ pull-up allows standalone start; toggling resets latched faults. |
| VCC (15) | Bias Supply | 5 V ±0.5 V IC bias rail; requires ≥2.2 µF X5R/X7R decoupling to AGND for stable gate drive and analog circuitry. |
| AGND (16) | Analog Ground | Reference for FB, COMP, and error amplifier; must be isolated from noisy PGND and connected via low-impedance path. |
| ILIM (17) | Current Limit Programming | Resistor to AGND sets trip threshold below internal default (e.g., 182 kΩ → 14 A typical); enables safe derating for thermal constraints. |
| R(T) (18) | Oscillator Frequency Set | Resistor to AGND programs fSW: 24 kΩ → 600 kHz, 50 kΩ → 300 kHz - adjusts trade-off between efficiency and EMI. |
| FB (19) | Feedback Input | Monitors output via resistor divider; 800 mV reference enables precise VOUT setting from 0.8 V up to 80% VIN. |
| COMP (20) | Compensation Node | Error amplifier output; external RC network between COMP and FB sets loop stability for varying loads and output caps. |
| RAMP (25) | Voltage Feedforward Input | Resistor to VIN sets ramp amplitude and provides input-voltage-dependent slope compensation for wide-VIN stability. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous MOSFETs | Eliminates need for external high-/low-side drivers and discrete FETs-reduces BOM count by ≥6 components and layout area by >40% vs. controller+MOSFET solutions. |
| Startup on Pre-Biased Output | Prevents discharge of existing VOUT during soft-start by disabling low-side FET until SS reaches 95% VREF (~0.76 V), essential for hot-swap and multi-rail sequencing. |
| External Loop Compensation | Allows tuning of phase margin and transient response for specific output capacitor ESR/ESL and load step profiles-critical for GPU/CPU dynamic loads. |
| Programmable Current Limit | Enables precise ILIM setting (e.g., 12–16 A) via RILIM to match inductor saturation current and PCB trace limits without overdesign. |
| Internal Soft-Start with Fault Inhibition | 5.3 ms to regulation (T0.8) and 6.7 ms to full fault-enable (T1.0)-prevents false trips during startup while ensuring reliable protection activation. |
Applications
| Graphics Card VRM | Telecom Point-of-Load |
|---|---|
Use Scenario: Regulating GPU core voltage (e.g., 0.8–1.2 V) from 12 V intermediate bus in PCIe-based graphics cards with rapid load transients up to 5 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering 10 A continuous current with <50 ns minimum on-time for sub-1 V operation. Use Value: Achieves 93.5% peak efficiency at 1.5 V/6 A (Figure 12), reduces thermal load on compact PCBs, and supports pre-bias startup during GPU hot-plug events. | Use Scenario: Providing stable 3.3 V or 5 V rails for FPGA I/O banks or SerDes interfaces in 48 V-powered telecom line cards with strict ripple (<20 mVpp) requirements. IC Role / Device Role / Timing Role: High-efficiency, low-noise POL converter with programmable frequency to avoid sensitive RF bands and external compensation for optimal transient response. Use Value: Delivers <10 mVpp output ripple (Figure 27) and 80% load-step recovery in <50 µs (Figure 28), meeting Telcordia GR-63-CORE immunity specs. |
| Servers DDR Memory Supply | Gaming Console SoC Core Rail |
Use Scenario: Generating 1.2 V DDR4/DDR5 VDDQ supply from 5 V or 12 V bus in dual-socket servers where space and thermal density are constrained. IC Role / Device Role / Timing Role: Compact, thermally efficient buck regulator with 5×6 mm MLP package and θJC = 4 °C/W enabling direct mounting on memory module PCBs. Use Value: Maintains <±1% output regulation over –40 °C to +85 °C (Figures 4 & 21), supports ceramic-only output filtering, and withstands 100,000+ thermal cycles per JEDEC JESD22-A104. | Use Scenario: Powering application processor cores (e.g., AMD Zen or ARM Cortex-A7x) in gaming consoles requiring fast dynamic voltage scaling (DVS) and zero-output-discharge during mode transitions. IC Role / Device Role / Timing Role: Programmable-frequency buck regulator with internal soft-start and pre-bias startup supporting multi-phase sequencing with companion PMICs. Use Value: Enables <100 µs VOUT settling after DVS steps (Figure 28), eliminates brown-out during game loading, and avoids damaging pre-charged memory rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | 3–36 V input, 2 A max, no integrated low-side FET - requires external synchronous rectifier; lacks PGOOD and pre-bias startup. | Targeted at lower-current industrial sensors; not suitable for 10 A graphics or server loads. | Select only for cost-sensitive <3 A applications where external MOSFETs and simplified protection are acceptable. |
| TPS546B24RVFR | 4–18 V input, 20 A, PMBus interface, digital loop compensation - larger 6×6 mm QFN, higher BOM cost, requires firmware configuration. | Used in high-end servers with telemetry and adaptive voltage positioning (AVP); over-specified for fixed-output consumer designs. | Choose when digital monitoring, AVP, or >15 A capability is required; avoid for analog-only, space-constrained designs. |
Compared with MP2451DT-LF-Z and TPS546B24RVFR, the FAN2110EMPX uniquely balances 10 A integration, analog programmability, pre-bias startup, and 5×6 mm footprint-making it optimal for mid-tier graphics, telecom, and embedded computing where cost, size, and reliability are co-prioritized.
Availability
FAN2110EMPX is available at Aetrix Electronics and suitable for graphics card VRMs, telecom point-of-load systems, and server DDR memory supplies requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for FAN2110EMPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in power management, analog, sensor, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The FAN2110EMPX belongs to ON Semiconductor's integrated power stage (IPS) product line, engineered for high-current, space-constrained DC-DC conversion in computing and communications equipment where thermal efficiency and layout simplicity are critical.
FAQ
What is the maximum allowable input voltage for the FAN2110EMPX?
The absolute maximum VIN to PGND rating for the FAN2110EMPX is 28 V, but the recommended operating range is strictly 3 V to 24 V per the datasheet's Recommended Operating Conditions table. Exceeding 24 V may trigger over-voltage protection or cause reliability degradation over time, even if within absolute maximum stress limits.
Does the FAN2110EMPX support startup into a pre-biased output, and how is it implemented?
Yes, the FAN2110EMPX supports startup on pre-biased outputs. It disables the low-side MOSFET until the internal soft-start ramp reaches ~95% of VREF (≈0.76 V), preventing discharge of the existing VOUT. This behavior is confirmed in Figure 25 of the FAN2110EMPX datasheet and is enabled by default-no external components required.
What thermal resistance values apply to the FAN2110EMPX package, and how are they measured?
The FAN2110EMPX specifies θJC = 4 °C/W for thermal pads P1 and P3, and 7 °C/W for P2, measured from junction to each respective pad surface. These values assume mounting on a four-layer, 2-oz copper PCB per Figure 35 in the datasheet. θJ-PCB = 35 °C/W reflects junction-to-mounting surface under the same conditions.
Can the FAN2110EMPX operate with ceramic output capacitors only, and what is the minimum required capacitance?
Yes, the FAN2110EMPX is designed for all-ceramic output filtering. The typical application circuits (Figures 10–11) use 4×47 µF X5R ceramics for 1.5 V/10 A. Minimum recommended total output capacitance is 100 µF with ≤5 mΩ ESR to ensure stability and meet ripple specifications under full load.
How is the current limit threshold set on the FAN2110EMPX, and what is its tolerance?
The FAN2110EMPX current limit is set by connecting a resistor (RILIM) from the ILIM pin to AGND. With RILIM = 182 kΩ, the typical trip threshold is 14 A at 25 °C (Electrical Specs, page 5). The tolerance is ±14% (12–16 A) across temperature and process variation, as specified in the ILIM parameter row.
FAN2110EMPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 25-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 24V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 19.2V
- Current - Output:
- 10A
- Frequency - Switching:
- 200kHz ~ 600kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 25-MLP (6x5)
FAN2110EMPX FAQ
1.How can I place an order for FAN2110EMPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN2110EMPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN2110EMPX reliable?
The price and inventory of FAN2110EMPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN2110EMPX is usually 5 days.
3.What payment methods are accepted for FAN2110EMPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN2110EMPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN2110EMPX?
FAN2110EMPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN2110EMPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN2110EMPX?
For technical support, including FAN2110EMPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN2110EMPX requirements.
6.How does Aetrix verify that FAN2110EMPX is sourced from the original manufacturer or authorized distributors?
All FAN2110EMPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN2110EMPX meets industry standards.
7.What is the process for return or replacement of FAN2110EMPX?
All FAN2110EMPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN2110EMPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN2110EMPX part is unused and in its original packaging.
Return procedure for FAN2110EMPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN2110EMPX Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
