onsemi FAN21SV04MPX
- Part No.:
- FAN21SV04MPX
- Manufacturer:
- onsemi
- Package:
- 25-WQFN Exposed Pad
- Datasheet:
-
FAN21SV04MPX.pdf
- Description:
- IC REG BUCK ADJ 4A 25MLP
- Quantity:
- Payment:

- Shipping:

Inventory:4,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN21SV04MPX from onsemi (formerly Fairchild) is a fully integrated synchronous buck regulator delivering up to 4 A output current with input voltage range of 3.0 V to 24 V, output voltage programmable from 0.8 V to 80% VIN, and peak efficiency exceeding 94%. It integrates high- and low-side MOSFETs, gate drivers, internal 5 V bias regulator, bootstrap diode, and protection circuitry in a single 5 × 6 mm MLP package - designed for point-of-load regulation in space-constrained computing and telecom systems.
For engineers reviewing the FAN21SV04MPX datasheet, pinout, applications, or equivalent options, key selection considerations include its programmable 200–600 kHz switching frequency, master/slave clock synchronization capability, external compensation flexibility, pre-bias startup support, and comprehensive fault protections including over-current, over-voltage, under-voltage, and thermal shutdown.
Technical Context
The FAN21SV04MPX employs summing-mode PWM control with cycle-by-cycle current limiting, using an internally generated ramp combined with amplified current-sense feedback. Its error amplifier drives COMP with external compensation network, enabling stable loop tuning across load and line variations.
It features dual-supply operation: VIN_Reg ≥ 6.5 V enables single-supply mode via internal 5 V regulator; below 6.5 V, VIN_Reg must be supplied externally. The device supports both free-running and synchronized operation via bi-directional CLK pin, with 180° phase shift in master-slave configurations for multi-phase interleaving.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4 A continuous - supports high-current PoL rails without external MOSFETs or driver ICs. |
| Input Voltage Range | 3.0 V to 24 V - accommodates wide-range DC sources including 5 V, 12 V, and 24 V industrial/bus supplies. |
| Output Voltage Range | 0.8 V to 80% VIN - enables precise low-voltage core supply generation (e.g., 1.2 V, 1.8 V, 3.3 V) with resistor-divider feedback. |
| Switching Frequency | 200–600 kHz programmable - allows optimization of size vs. efficiency; supports all-ceramic output filter design. |
| Reference Accuracy | ±1% over temperature - ensures tight output regulation critical for CPU/GPU core voltage stability. |
| Peak Efficiency | >94% - achieved via integrated low-RDS(ON) MOSFETs, synchronous rectification, and thermally optimized MLP package. |
| Thermal Resistance | θJ-PCB = 35 °C/W - enables 2.8 W power dissipation at TA = 25°C on standard 4-layer PCB, supporting high-power density layouts. |
Pinout & Package
Package: Molded Leadless Package (MLP), 5 × 6 mm, 25-pin with 3 thermal pads (P1–P3). Thermally enhanced bottom-exposed copper pads improve heat transfer to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (P1, P6–P12) | Switching Node | Junction of internal high- and low-side MOSFETs; connects to external inductor and boot capacitor - requires low-inductance layout. |
| VIN (P2, P3–P5) | Main Input Supply | Primary power input for conversion stage; accepts 3.0–24 V; decoupled with bulk and HF capacitors. |
| PGND (P3, P21–P23) | Power Ground | Return path for high-current switching loop; must be tied directly to thermal pad and low-impedance ground plane. |
| BOOT (P1) | High-Side Gate Drive Supply | Connects via ceramic capacitor to SW; internal bootstrap diode recharges it during low-side conduction - eliminates external diode. |
| VIN_Reg (P2) | Bias Regulator Input | Input to internal 5 V regulator; requires ≥6.5 V for single-supply operation; bypassed with 1 µF ceramic + 10 Ω series resistor. |
| 5V_Reg (P15) | Internal Bias Regulator Output | 5 V ±6% regulated supply for logic/analog circuits; capable of sourcing 5 mA; must be decoupled with ≥2.2 µF X5R/X7R to AGND. |
| FB (P19) | Feedback Input | Monitors output voltage via resistor divider; reference is 0.8 V ±1%; used for regulation and PGOOD assertion. |
| COMP (P20) | Error Amplifier Output | Connects external Type II/III compensation network to FB - enables full loop stability control across operating conditions. |
| EN (P14) | Enable Input | Logic-high enable with internal 800 kΩ pull-up; toggling resets latched faults; discharge current enables auto-restart configuration. |
| PGOOD (P13) | Power-Good Signal | Open-drain output asserting LOW when FB deviates >±11% from 0.8 V; delays HIGH assertion until soft-start completes (T1.0). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous Buck | Combines controller, high-/low-side MOSFETs, drivers, and bootstrap diode - eliminates 6+ discrete components and reduces board area by >40% vs. discrete solutions. |
| Programmable Switching Frequency | 200–600 kHz set via RT resistor to AGND (master) or 5V_Reg (slave); enables EMI optimization and compatibility with system clocks. |
| Pre-Bias Startup Support | Prevents output discharge during startup by disabling low-side MOSFET until soft-start reaches 95% of VREF - essential for hot-swap and multi-rail sequencing. |
| Comprehensive Fault Protection | Includes cycle-by-cycle over-current (5.5–7.5 A), over-voltage (110–120% VOUT), under-voltage (68–78% VOUT), and thermal shutdown (155°C) with hysteresis. |
| External Compensation | COMP pin allows full customization of loop dynamics using Type II/III networks - supports wide VIN/VOUT ranges and ceramic-only output filters. |
Applications
| Server VRM Core Supply | Telecom Point-of-Load |
|---|---|
|
Use Scenario: Providing 1.2 V @ 4 A to FPGA or ASIC core logic in 1U server blade with strict thermal and space constraints. IC Role / Device Role / Timing Role: Primary synchronous buck regulator with integrated power stage, handling full current delivery and dynamic load transient response. Use Value: Eliminates need for external MOSFET drivers and discrete FETs, reducing BOM count and layout complexity while maintaining <±1% output accuracy across temperature. |
Use Scenario: Generating 3.3 V @ 3 A for baseband processor in LTE small cell radio unit with shared system clock domain. IC Role / Device Role / Timing Role: Slave-mode synchronized buck regulator locked to 500 kHz master clock, minimizing conducted EMI through phase-aligned switching. Use Value: Achieves >92% efficiency at full load with ceramic-only output filter, enabling compact heatsink-free design in sealed outdoor enclosure. |
| Graphics Card Memory Rail | Gaming Console SoC Supply |
|
Use Scenario: Delivering 1.8 V @ 4 A to GDDR6 memory subsystem with fast load transients and pre-biased startup requirement. IC Role / Device Role / Timing Role: High-efficiency PoL regulator with programmable current limit and soft-start timing control to manage inrush during GPU wake-up. Use Value: Supports startup on pre-biased rail without discharging memory voltage, preserving state integrity during low-power resume cycles. |
Use Scenario: Powering 1.0 V core rail for custom SoC in next-gen gaming console with thermal budget ≤ 50°C rise at 4 A. IC Role / Device Role / Timing Role: Thermally optimized buck converter leveraging MLP package's 35 °C/W θJ-PCB to sustain full load without forced air. Use Value: Delivers 94% peak efficiency at 12 V input, reducing system-level heat generation and enabling quieter acoustic design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z | 3 A rated, fixed 500 kHz frequency, no external compensation, smaller 3 × 3 mm QFN-12 package. | Limited to lower-current applications; lacks master/slave sync, pre-bias startup, and programmable frequency. | Select when board space is critical and 3 A output suffices; not suitable for 4 A or synchronized multi-phase designs. |
| TPS544B25RJER | 4 A, 2.95–16 V input, PMBus interface, digital loop compensation, 3.5 × 3.5 mm QFN-16. | Requires digital control infrastructure; higher cost; supports telemetry and dynamic voltage scaling not available in FAN21SV04MPX. | Choose for systems needing real-time monitoring, adaptive loop tuning, or AVS - otherwise FAN21SV04MPX offers simpler analog implementation. |
Compared with MP2315DJ-LF-Z and TPS544B25RJER, the FAN21SV04MPX provides higher current capability than the former and simpler analog control than the latter, making it optimal for cost-sensitive, high-density analog PoL designs requiring robust fault handling and flexible frequency configuration without digital overhead.
Availability
FAN21SV04MPX is available at Aetrix Electronics and suitable for server VRMs, telecom point-of-load regulators, and gaming console SoC supplies requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for FAN21SV04MPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly Fairchild Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The FAN21SV04MPX belongs to the TinyBuck™ family of integrated synchronous buck regulators, engineered specifically for high-current, space-constrained point-of-load applications where minimal external components, thermal efficiency, and robust protection are mandatory.
FAQ
What is the operating temperature range for the FAN21SV04MPX?
The FAN21SV04MPX has an ambient operating temperature range of –10°C to +85°C, as specified in the ordering information for this variant. Its junction temperature is rated up to +125°C, with thermal shutdown activating at +155°C and hysteresis of +30°C. The device uses a thermally enhanced MLP package with θJ-PCB = 35 °C/W on a standard 4-layer PCB, enabling reliable operation at full 4 A load within this ambient range when properly laid out.
Does the FAN21SV04MPX support startup on a pre-biased output?
Yes, the FAN21SV04MPX supports startup on a pre-biased output. During soft-start, the low-side MOSFET remains disabled until the internal soft-start ramp reaches ~95% of the 0.8 V reference (~0.76 V), preventing discharge of the pre-biased rail. This behavior is explicitly confirmed in the Application Information section and validated in Figure 26 ("Startup on Pre-Bias") of the datasheet, making FAN21SV04MPX suitable for hot-swap and multi-rail sequencing applications.
How is the switching frequency programmed on the FAN21SV04MPX?
The switching frequency of the FAN21SV04MPX is programmed using an external resistor (RT) connected from the RT pin (P18) to AGND for master mode (200–600 kHz), or to 5V_Reg for slave mode. For example, RT = 50 kΩ yields ~300 kHz, and RT = 24 kΩ yields ~600 kHz in master mode. In slave mode, the device synchronizes to an external clock on the CLK pin with ±15% frequency tolerance relative to master mode, enabling precise multi-phase interleaving.
What protections does the FAN21SV04MPX include?
The FAN21SV04MPX includes over-current protection (5.5–7.5 A, cycle-by-cycle), over-voltage protection (110–120% VOUT), under-voltage protection (68–78% VOUT), thermal shutdown (+155°C), and fault latch with auto-restart capability. All protections are active after soft-start completion (T1.0), except over-current which is enabled earlier. The EN pin controls restart behavior: open enables immediate restart; pulled to GND disables; biased via resistor enables latched-off mode - configurations detailed in Table 1 of the datasheet.
Can the FAN21SV04MPX operate with input voltage below 6.5 V?
Yes, the FAN21SV04MPX can operate with input voltage below 6.5 V, but only in dual-supply mode: VIN (P2, P3–P5) may be as low as 3.0 V, while VIN_Reg (P2) must be supplied externally with a separate ≥6.5 V source. The internal 5 V regulator requires VIN_Reg ≥ 6.5 V to function; if VIN < 6.5 V, VIN_Reg cannot be derived from VIN and must be provided independently - as clarified in the "Internal Regulator" section and Figure 10/11 application circuits.
FAN21SV04MPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 25-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 24V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 19.2V
- Current - Output:
- 4A
- Frequency - Switching:
- 200kHz ~ 600kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -10°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 25-MLP (6x5)
FAN21SV04MPX FAQ
1.How can I place an order for FAN21SV04MPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN21SV04MPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN21SV04MPX reliable?
The price and inventory of FAN21SV04MPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN21SV04MPX is usually 5 days.
3.What payment methods are accepted for FAN21SV04MPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN21SV04MPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN21SV04MPX?
FAN21SV04MPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN21SV04MPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN21SV04MPX?
For technical support, including FAN21SV04MPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN21SV04MPX requirements.
6.How does Aetrix verify that FAN21SV04MPX is sourced from the original manufacturer or authorized distributors?
All FAN21SV04MPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN21SV04MPX meets industry standards.
7.What is the process for return or replacement of FAN21SV04MPX?
All FAN21SV04MPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN21SV04MPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN21SV04MPX part is unused and in its original packaging.
Return procedure for FAN21SV04MPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN21SV04MPX Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

 TinyBuck.jpg)