onsemi FAN23SV06PMPX
- Part No.:
- FAN23SV06PMPX
- Manufacturer:
- onsemi
- Package:
- 34-PowerTFQFN
- Datasheet:
-
FAN23SV06PMPX.pdf
- Description:
- IC REG BUCK ADJ 6A 34PQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,773
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN23SV06PMPX from ON Semiconductor (formerly Fairchild) is a 6 A synchronous buck regulator with forced PWM mode, operating from 7–18 V input or 4.5–5.5 V when bypassing the internal LDO, delivering 0.6–5.5 V output with ±1% reference accuracy and programmable 200 kHz–1.5 MHz switching frequency - used in server VRMs and notebook CPU core power stages.
For engineers reviewing the FAN23SV06PMPX datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, thermal behavior under 6 A load, PFM/PWM mode selection rationale, soft-start timing control, and real-world transient response data for high-density DC/DC design validation.
Technical Context
The FAN23SV06PMPX implements constant on-time (COT) modulation with VIN feed-forward to maintain stable switching frequency across line and load variations in continuous conduction mode (CCM), while enforcing forced PWM operation - eliminating light-load frequency dither and ensuring predictable EMI profile. Its modulator uses an internal 2.2 pF capacitor and programmable current source to set tON, yielding frequency stability within ±20% over temperature and input voltage.
It integrates dual-level over-voltage protection (108–115% and 118–125% of VFB), valley-current limiting with ±10% accuracy at 7 A, and thermal shutdown at 155°C with 15°C hysteresis. The device supports pre-bias startup only in FAN23SV06 (not FAN23SV06PMPX), and requires external soft-start capacitor programming for monotonic ramp control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 7–18 V (with internal LDO bias) or 4.5–5.5 V (VIN/PVIN/PVCC tied to bypass LDO) - enables dual-rail compatibility in NVDC systems |
| Output Current | 6 A continuous - supports CPU/GPU core rails in compact 5.5 mm × 5.0 mm PQFN package without external current sense |
| Reference Accuracy | ±1% over –40°C to +125°C - ensures tight output regulation across industrial temperature range without trimming |
| Switching Frequency | 200 kHz–1.5 MHz (programmable via resistor on FREQ pin) - allows optimization of size vs. efficiency vs. EMI in space-constrained designs |
| Efficiency Peak | Over 96% at 12 VIN/1.2 VOUT/500 kHz - reduces thermal load in multi-phase server applications |
| Soft-Start Time | Programmable via external capacitor (e.g., 15 nF = 1 ms) - prevents inrush current and enables controlled power sequencing |
| Thermal Resistance | θJA = 35°C/W on 4-layer 7 cm × 7 cm PCB - enables 6 A operation without forced airflow in typical embedded layouts |
Pinout & Package
34-pin PQFN package (5.5 mm × 5.0 mm, 0.5 mm pitch), thermally enhanced with exposed PGND paddle. Pin layout optimized for low-inductance power loop: multiple parallel PVIN, SW, and PGND pads minimize parasitic impedance in high-di/dt paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN (P2, Pins 5–11) | Power stage input supply | High-current path for HS/LS MOSFETs; must be routed with low-impedance copper pour to minimize voltage drop and noise coupling |
| SW (P3, Pins 2, 12–17, 22) | Switching node | Junction of HS and LS MOSFETs; connects directly to inductor; requires minimal trace area to reduce EMI radiation |
| BOOT (Pin 3) | High-side gate driver supply | Capacitor from BOOT to SW supplies charge for HS turn-on; internal diode recharges it from PVCC during freewheeling |
| FB (Pin 27) | Output voltage feedback | Monitors resistive divider output; 596 mV nominal threshold sets VOUT = 0.6 V × (1 + R1/R2); ±100 nA bias current enables high-resistor values |
| FREQ (Pin 32) | Frequency programming input | Resistor to AGND sets tON; open-circuit detection disables switching - prevents runaway if resistor is omitted |
| EN (Pin 29) | Enable control | Logic-compatible input (1.26 V threshold, 122 mV hysteresis); supports UVLO via resistor divider from PVIN; clamp limits current at 4.5 V |
| PGOOD (Pin 30) | Power-good status | Open-drain output active when VOUT is within ±12% of target; delays 0.82–2.03 ms after soft-start completion |
Key Features
| Feature | Design Value |
|---|---|
| Forced PWM mode | Eliminates light-load frequency variation - essential for EMI-sensitive applications like telecom base stations and storage controllers |
| Internal boot diode | Removes need for external bootstrap diode - simplifies layout, reduces BOM count, and improves reliability in high-vibration environments |
| Valley current limit | ±10% accuracy at 7 A with 4000 ppm/°C tempco - enables precise OCP setting without calibration, supporting robust short-circuit protection |
| Dual OV protection | Two-tier trip points (108–115% and 118–125%) - prevents false triggering during transients while ensuring fast shutdown during hard faults |
| Thermal hysteresis | 15°C restart margin after 155°C shutdown - avoids oscillation near thermal limit during sustained high-load operation |
Applications
| Server VRM | Notebook CPU Core |
|---|---|
|
Use Scenario: 12 V input to 1.2 V/6 A CPU core rail in 1U rack server with no forced airflow. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing dynamic load steps up to 4 A/µs with <100 mV undershoot. Use Value: 96% peak efficiency and 35°C/W θJA enable full-load operation within thermal envelope without heatsink. |
Use Scenario: Dual-rail power delivery in ultrabook: 12 V adapter and 5 V battery (NVDC) both feeding same FAN23SV06PMPX. IC Role / Device Role / Timing Role: Input-flexible buck regulator supporting seamless transition between AC adapter and battery sources. Use Value: Dual VIN ranges (7–18 V and 4.5–5.5 V) eliminate need for auxiliary LDO or OR-ing FET in dual-source designs. |
| Game Console SoC | Telecom Line Card |
|
Use Scenario: GPU core supply in gaming console requiring low-noise, ripple-controlled 0.9 V/6 A output. IC Role / Device Role / Timing Role: Forced PWM controller delivering fixed-frequency switching for predictable EMI filtering and reduced acoustic noise. Use Value: Programmable soft-start (via CSS) and PGOOD delay ensure clean power-up sequence aligned with SoC reset timing. |
Use Scenario: Point-of-load regulator on telecom line card supplying FPGA I/O banks from 12 V backplane. IC Role / Device Role / Timing Role: High-reliability buck converter with dual OV protection and thermal hysteresis for unattended operation. Use Value: 155°C thermal shutdown with 15°C hysteresis prevents latch-up during ambient temperature excursions in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315GQ-Z | 4 A rated, 2.5–18 V input, integrated MOSFETs, no FREQ pin - fixed 500 kHz fSW | Limited to lower current; lacks programmable frequency and forced-PWM mode - unsuitable for EMI-critical or high-current designs | Select only if 4 A max load and simplified layout outweigh need for frequency tuning and strict PWM enforcement. |
| TPS546B24RVFT | 6 A, 4–18 V input, PMBus interface, adaptive on-time control, 0.5% ref accuracy - larger 40-pin QFN | Supports digital telemetry and dynamic voltage scaling; higher cost and complexity than analog-only FAN23SV06PMPX | Choose when system-level monitoring, remote configuration, or tighter regulation tolerance (<±0.5%) is required. |
Compared with MP2315GQ-Z and TPS546B24RVFT, the FAN23SV06PMPX offers optimal balance of 6 A capability, analog programmability (frequency, soft-start, current limit), and compact 34-pin PQFN footprint - making it ideal for cost-sensitive, high-volume embedded power where digital control adds unnecessary overhead.
Availability
FAN23SV06PMPX is available at Aetrix Electronics and suitable for server VRMs, notebook CPU core supplies, game console SoC rails, and telecom line card point-of-load applications requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for FAN23SV06PMPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (formerly Fairchild Semiconductor) is a global leader in power management, analog, sensor, and discrete semiconductors, serving automotive, industrial, cloud computing, and consumer markets with energy-efficient solutions.
The FAN23SV06PMPX belongs to Fairchild's high-current synchronous buck regulator product line, designed specifically for high-efficiency, high-density DC/DC conversion in compute and communications infrastructure where thermal performance and transient response are critical.
FAQ
What is the key functional difference between FAN23SV06PMPX and FAN23SV06MPX?
The FAN23SV06PMPX operates exclusively in forced PWM mode, maintaining constant switching frequency across all load conditions - unlike the FAN23SV06MPX, which uses PFM mode at light loads to improve efficiency. This makes FAN23SV06PMPX preferable for EMI-sensitive applications where frequency dither must be avoided. Both share identical pinout, package, and 6 A rating.
Can FAN23SV06PMPX start up with a pre-biased output voltage?
No. The FAN23SV06PMPX does not support startup into a pre-biased output - this capability is exclusive to the FAN23SV06 (non-P) variant. Attempting pre-bias startup with FAN23SV06PMPX may cause uncontrolled inrush or instability. For applications requiring pre-bias operation, use FAN23SV06MPX instead.
What is the minimum off-time (tOFF,MIN) specification for FAN23SV06PMPX and why does it matter?
The FAN23SV06PMPX specifies tOFF,MIN = 320 ns. This guarantees sufficient time for accurate valley-current sensing and prevents multiple-pulsing during fast transients. It also sets the upper bound on achievable switching frequency under heavy load, especially at high VIN/VOUT ratios - critical for stable operation in high-frequency, high-step-down designs.
How is the output voltage programmed on FAN23SV06PMPX?
Output voltage is set via a resistive divider from VOUT to AGND, connected to the FB pin. With a 596 mV internal reference, VOUT = 0.596 V × (1 + R1/R2). For example, 1.2 V output requires R1 = 100 kΩ and R2 = 98.8 kΩ. The FB pin draws only ±100 nA, enabling high-value resistors that minimize divider current loss.
Does FAN23SV06PMPX include internal protection features beyond over-current and thermal shutdown?
Yes. The FAN23SV06PMPX integrates first- and second-level over-voltage protection (108–115% and 118–125% of VFB), under-voltage lockout on VCC (4.4 V rising threshold), and PGOOD monitoring with 0.82–2.03 ms delay. These features collectively safeguard downstream loads from fault conditions without requiring external supervision circuitry.
FAN23SV06PMPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 34-PowerTFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 7V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 200kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 34-PQFN (5.5x5)
FAN23SV06PMPX FAQ
1.How can I place an order for FAN23SV06PMPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN23SV06PMPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN23SV06PMPX reliable?
The price and inventory of FAN23SV06PMPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN23SV06PMPX is usually 5 days.
3.What payment methods are accepted for FAN23SV06PMPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN23SV06PMPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN23SV06PMPX?
FAN23SV06PMPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN23SV06PMPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN23SV06PMPX?
For technical support, including FAN23SV06PMPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN23SV06PMPX requirements.
6.How does Aetrix verify that FAN23SV06PMPX is sourced from the original manufacturer or authorized distributors?
All FAN23SV06PMPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN23SV06PMPX meets industry standards.
7.What is the process for return or replacement of FAN23SV06PMPX?
All FAN23SV06PMPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN23SV06PMPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN23SV06PMPX part is unused and in its original packaging.
Return procedure for FAN23SV06PMPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN23SV06PMPX Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

