onsemi FAN23SV15MAMPX
- Part No.:
- FAN23SV15MAMPX
- Manufacturer:
- onsemi
- Package:
- 34-PowerTFQFN
- Datasheet:
-
FAN23SV15MAMPX.pdf
- Description:
- IC REG BUCK ADJ 15A 34PQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,516
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN23SV15MAMPX from onsemi (formerly Fairchild) is a 15 A synchronous buck regulator IC designed for high-efficiency DC-DC conversion in server, notebook, and telecom power rails. It supports 7–18 V input via internal linear bias regulator, delivers 0.6–5.5 V output with ±1% reference accuracy, operates up to 1 MHz switching frequency, and integrates valley-current limiting, PFM light-load mode, and thermal shutdown.
For engineers reviewing the FAN23SV15MAMPX datasheet, pinout, applications, or equivalent options, key selection considerations include its constant-on-time control architecture, programmable soft-start and frequency, 34-pin PQFN package with multiple SW/PVIN/PGND terminals, and dual-level over-voltage protection for reliable system-level power delivery.
Technical Context
The FAN23SV15MAMPX employs Fairchild's constant-on-time (COT) modulation with VIN feed-forward, enabling fixed-frequency operation in CCM and variable-frequency PFM at light loads-no loop compensation required. Its modulator uses a 600 mV internal reference and monitors FB voltage against ±1% trimmed thresholds to regulate output.
Protection logic includes valley-current limiting via ILIM resistor programming, two-tier OVP (108–115% and 118–125% of VREF), UVP at 86–92% VREF, and thermal shutdown at 155°C with 15°C hysteresis. The integrated boot diode and internal linear regulator (PVCC = 4.75–5.25 V) support self-biased 5 V rail operation when VIN/PVIN/PVCC are tied.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 7–18 V (via internal LDO bias); or 4.5–5.5 V when VIN/PVIN/PVCC tied-enables dual-rail compatibility |
| Output Current | 15 A continuous-supports high-power CPU/GPU core rails without external current sharing |
| Reference Accuracy | ±1% over –40°C to +125°C-ensures tight output regulation across industrial temperature range |
| Switching Frequency | 200 kHz to 1 MHz, resistor-programmable via FREQ pin-allows EMI optimization and inductor size trade-offs |
| Efficiency Peak | >96% at full load-minimizes thermal stress and improves system power density |
| Protection Features | Dual-level OVP, UVP, valley-current limit, thermal shutdown with hysteresis-prevents damage during fault conditions |
| Package | 34-lead PQFN, 5.5 mm × 5.0 mm-high thermal performance (θJA = 35°C/W) and low-inductance layout |
Pinout & Package
Package: 34-lead PQFN (5.5 mm × 5.0 mm), exposed thermal pad, RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN (Pins 5–11, 19–22, 33) | Power input for high-side/low-side MOSFETs | Multiple parallel pads reduce conduction loss and improve thermal spreading for 15 A operation |
| SW (Pins 2, 12–17, 22) | Switching node | High-current path between HS/LS MOSFETs; requires short, low-inductance PCB routing |
| PGND (Pins 18–21) | Power ground return | Dedicated low-impedance path for LS MOSFET and gate driver-critical for noise immunity |
| BOOT (Pin 3) | High-side gate driver supply | Charged via internal diode from PVCC; requires external BOOT–SW capacitor for HS turn-on |
| FB (Pin 27) | Output voltage feedback | Monitors resistive divider output; 596 mV nominal trip point sets regulated VOUT = 0.6–5.5 V |
| EN (Pin 29) | Enable control input | Logic-compatible (1.26 V threshold); supports UVLO implementation via external resistor divider |
| FREQ (Pin 32) | Frequency programming | Resistor-to-AGND sets on-time and fSW; open-circuit detection disables switching for safety |
| ILIM (Pin 24) | Valley current limit setpoint | Resistor-to-SW defines overcurrent threshold; enables precise, adjustable protection |
Key Features
| Feature | Design Value |
|---|---|
| Constant-on-time control | Eliminates need for external compensation network; provides fast line/load transient response |
| PFM light-load mode | Reduces switching frequency under light loads-maintains >85% efficiency at 100 mA output |
| Programmable soft-start | External capacitor sets monotonic startup time; prevents inrush current and output overshoot |
| Dual-level over-voltage protection | First level (108–115% VREF) shuts down both MOSFETs; second level (118–125% VREF) forces LS on to clamp overshoot |
| Internal boot diode | Removes need for external bootstrap diode-simplifies layout and reduces BOM count |
| Thermal shutdown with hysteresis | Shuts down at 155°C; restarts automatically at 140°C-prevents thermal runaway without manual reset |
Applications
| Server VR12/VR13 Core Power | Notebook NVDC Power Rails |
|---|---|
Use Scenario: Regulating 1.2 V/15 A CPU core voltage in dual-socket servers with dynamic load steps up to 2.5 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing high-current, low-voltage DC-DC conversion with COT-based transient response. Use Value: 96% peak efficiency and <100 µs load-step recovery minimize thermal derating and improve power budget headroom. |
Use Scenario: Generating 3.3 V/10 A system rail in ultrabook platforms requiring ultra-low quiescent current and pre-bias startup. IC Role / Device Role / Timing Role: Main buck regulator supporting NVDC (Narrow Voltage DC) architecture with seamless 5 V input operation. Use Value: PFM mode achieves <20 µA shutdown current and 1.8 mA quiescent draw-extending battery life in standby. |
| Telecom Baseband Processor Supply | Enterprise Storage Controller Rail |
Use Scenario: Delivering 1.05 V/12 A to FPGA-based baseband processors in 4G/LTE remote radio units with strict EMI limits. IC Role / Device Role / Timing Role: High-frequency (1 MHz) buck controller enabling compact magnetics and reduced filter footprint. Use Value: Resistor-programmable fSW allows tuning to avoid sensitive IF bands; 34-pin PQFN minimizes parasitic inductance. |
Use Scenario: Powering 1.8 V/8 A SSD controller ASICs in RAID enclosures subject to wide ambient temperature swings (–40°C to +85°C). IC Role / Device Role / Timing Role: Industrial-grade buck regulator with ±1% reference and 125°C junction rating for long-term reliability. Use Value: Thermal shutdown hysteresis and robust OVP/UVP ensure uninterrupted operation during thermal transients and hot-swap events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z (Monolithic Power Systems) | 15 A rated, but only 6–36 V input range; no internal linear regulator-requires external 5 V bias for control logic | Lacks PFM mode and dual-level OVP; lower light-load efficiency and reduced fault coverage | Choose when wider VIN range is critical and system already provides clean 5 V bias rail |
| TPS543B20RHLT (Texas Instruments) | 15 A, 4.5–18 V input, D-CAP3 control; includes PMBus interface and telemetry-but larger 32-pin QFN (6 mm × 6 mm) | Supports digital configuration and real-time monitoring; higher BOM cost and design complexity | Choose when telemetry, margining, or firmware-updatable parameters are required |
Compared with MP2315DJ-LF-Z and TPS543B20RHLT, the FAN23SV15MAMPX delivers superior light-load efficiency via PFM, eliminates external bias requirements with its integrated LDO, and provides faster transient response through COT architecture-making it optimal for cost-sensitive, high-reliability analog-controlled power rails.
Availability
FAN23SV15MAMPX is available at Aetrix Electronics and suitable for server VRMs, notebook NVDC systems, and telecom baseband supplies requiring stable component supply, long-lifecycle assurance, and production-ready qualification.
Supply support for FAN23SV15MAMPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly Fairchild Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensing technologies for automotive, industrial, cloud, and IoT applications.
The FAN23SV15MAMPX belongs to onsemi's high-current synchronous buck regulator product line, engineered for high-density, high-efficiency point-of-load conversion in datacenter and mobile computing infrastructure.
FAQ
What input voltage ranges does the FAN23SV15MAMPX support?
The FAN23SV15MAMPX supports two distinct input configurations: 7–18 V using its internal linear regulator for bias, or 4.5–5.5 V when VIN, PVIN, and PVCC pins are connected to bypass the internal regulator. This dual-mode capability enables flexible integration across 12 V server rails and 5 V notebook subsystems without redesigning the bias network.
How is output voltage programmed on the FAN23SV15MAMPX?
Output voltage on the FAN23SV15MAMPX is set by an external resistor divider connected to the FB pin, referenced to a precision 596 mV internal bandgap. For example, a 1.2 V output requires Rtop/Rbottom = 1.007; typical designs use standard 1% resistors. The ±1% reference tolerance ensures final output accuracy remains within ±1.2% over temperature and line.
Does the FAN23SV15MAMPX require external compensation components?
No, the FAN23SV15MAMPX uses constant-on-time (COT) control architecture with VIN feed-forward, eliminating the need for external compensation networks such as type-II or type-III compensators. This simplifies design, reduces component count, and guarantees stability across all operating conditions without loop tuning.
What protection features are integrated into the FAN23SV15MAMPX?
The FAN23SV15MAMPX integrates valley-current limiting (programmable via ILIM), dual-level over-voltage protection (108–115% and 118–125% of VREF), under-voltage protection (86–92% VREF), thermal shutdown at 155°C with 15°C hysteresis, and PGOOD monitoring. These features collectively safeguard downstream loads and enable robust, maintenance-free operation.
Can the FAN23SV15MAMPX start up with a pre-biased output voltage?
Yes, the FAN23SV15MAMPX supports pre-bias startup: the low-side MOSFET remains disabled until the first positive PWM edge, preventing reverse current flow and output discharge. During soft-start, the device operates in PFM mode to maintain positive inductor current-ensuring clean, glitch-free ramp-up even when VOUT is initially non-zero.
FAN23SV15MAMPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 34-PowerTFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 7V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 15A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 34-PQFN (5.5x5)
FAN23SV15MAMPX FAQ
1.How can I place an order for FAN23SV15MAMPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN23SV15MAMPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN23SV15MAMPX reliable?
The price and inventory of FAN23SV15MAMPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN23SV15MAMPX is usually 5 days.
3.What payment methods are accepted for FAN23SV15MAMPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN23SV15MAMPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN23SV15MAMPX?
FAN23SV15MAMPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN23SV15MAMPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN23SV15MAMPX?
For technical support, including FAN23SV15MAMPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN23SV15MAMPX requirements.
6.How does Aetrix verify that FAN23SV15MAMPX is sourced from the original manufacturer or authorized distributors?
All FAN23SV15MAMPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN23SV15MAMPX meets industry standards.
7.What is the process for return or replacement of FAN23SV15MAMPX?
All FAN23SV15MAMPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN23SV15MAMPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN23SV15MAMPX part is unused and in its original packaging.
Return procedure for FAN23SV15MAMPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN23SV15MAMPX Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

