My Inquiry
My Account
onsemi FAN23SV15MMPX
- Part No.:
- FAN23SV15MMPX
- Manufacturer:
- onsemi
- Package:
- 34-PowerTFQFN
- Datasheet:
-
FAN23SV15MMPX.pdf
- Description:
- IC REG BUCK ADJ 15A 34PQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN23SV15MMPX from onsemi (formerly Fairchild) is a 15 A synchronous buck regulator IC designed for high-efficiency DC-DC conversion in server and telecom power rails. It supports 7–18 V input with internal linear bias regulation, delivers 0.6–5.5 V output, achieves >96% peak efficiency, and operates at programmable 200 kHz–1 MHz switching frequency.
For engineers reviewing the FAN23SV15MMPX datasheet, pinout, applications, or equivalent options, key selection criteria include its constant-on-time control architecture, PFM light-load mode, ±1% reference accuracy, thermal shutdown with hysteresis, and 34-pin PQFN (5.5 mm × 5.0 mm) package with integrated boot diode and valley-current limiting.
Technical Context
The FAN23SV15MMPX employs Fairchild's constant-on-time (COT) modulation with VIN feed-forward to maintain stable switching frequency in CCM and enable seamless transition into PFM mode at light loads. Its modulator uses a 600 mV internal reference and monitors FB voltage against dual OVP thresholds (108% and 118% of VREF) and UVP (89% of VREF).
Protection logic includes valley-current limiting via ILIM resistor programming, thermal shutdown at 155°C with 15°C hysteresis, and open-drain PGOOD with soft-start delay (0.82–2.03 ms). The device integrates an internal linear regulator (PVCC = 4.75–5.25 V) and supports 5 V rail operation when VIN/PVIN/PVCC are tied together.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 7–18 V (with internal LDO bias); 4.5–5.5 V (bypass mode with VIN/PVIN/PVCC tied) |
| Output Current | 15 A continuous; supports 20 A peak per recommended operating conditions |
| Switching Frequency | 200 kHz–1 MHz, resistor-programmable via FREQ pin; fixed tON with VIN feed-forward |
| Reference Accuracy | ±1% over –40°C to +125°C; 596 mV typical FB trip point enables precise output regulation |
| Efficiency | >96% peak at 12 VIN/1.2 VOUT/500 kHz; enhanced by PFM mode and internal boot diode |
| Thermal Resistance | θJA = 35°C/W on 4-layer 7 cm × 7 cm PCB; ψJPCB = 2.3°C/W enables high-power density layout |
| Protection Features | Valley-current limit, dual-level OVP (108%/118%), UVP (89%), thermal shutdown (155°C), PGOOD with 125 Ω pull-down |
Pinout & Package
Package: 34-lead PQFN, 5.5 mm × 5.0 mm, exposed thermal pad (PGND-connected), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVIN (P2, Pins 5–11) | Power input for high-side/low-side MOSFETs | Primary power path for switching stage; rated –0.3 V to 25 V; multiple parallel pins reduce IR drop |
| SW (P3, Pins 2, 12–17, 22) | Switching node | Junction of HS/LS MOSFETs; connects to external inductor; multiple pins minimize parasitic inductance |
| BOOT (Pin 3) | High-side gate driver supply | Charged via internal diode from PVCC; requires external BOOT–SW capacitor for HS drive |
| ILIM (Pin 24) | Valley current limit set-point | Resistor-to-SW sets current threshold; enables adjustable OCP without external sense resistor |
| FB (Pin 27) | Output voltage feedback | Monitors resistive divider; 596 mV reference enables 0.6–5.5 V output programming |
| EN (Pin 29) | Enable control with UVLO | Logic-compatible input (1.26 V rising threshold); supports external resistor divider for input-rail UVLO |
| PGOOD (Pin 30) | Open-drain power-good indicator | Asserts low if VOUT deviates beyond ±11% (UVP/OVP1) or ±22% (OVP2); 125 Ω pull-down |
| SS (Pin 31) | Soft-start timing control | Internal 10 µA current source charges external capacitor; clamps at 400 mV (normal) or 40 mV (overload) |
Key Features
| Feature | Design Value |
|---|---|
| Constant-on-time (COT) control | Enables excellent line/load transient response without loop compensation; maintains stable fSW in CCM |
| Pulse Frequency Modulation (PFM) | Reduces switching frequency at light load to sustain >85% efficiency down to 100 mA output |
| Integrated boot diode | Eliminates external bootstrap diode; reduces BOM count and layout area in compact 5.5 mm × 5.0 mm PQFN |
| Programmable soft-start | External capacitor sets monotonic startup time (e.g., 15 nF = 1 ms); prevents inrush current and output overshoot |
| Dual-level over-voltage protection | OVP1 (108% VREF) disables both HS/LS; OVP2 (118% VREF) forces LS on to clamp VOUT faster |
| Thermal shutdown with hysteresis | Shuts down at 155°C; auto-restarts at 140°C; prevents thermal runaway during sustained overload |
Applications
| Server VR12/VR13 CPU Power | Telecom Base Station POL |
|---|---|
Use Scenario: Delivering 1.2 V @ 15 A to high-performance x86 CPUs with dynamic load steps up to 2.5 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing power delivery network (PDN) with COT-based fast transient response. Use Value: Maintains <±15 mV output deviation during 0–15 A load steps; PFM extends idle efficiency in multi-core sleep states. |
Use Scenario: Point-of-load regulation for FPGA I/O banks in 4G/5G remote radio units requiring 3.3 V @ 10 A. IC Role / Device Role / Timing Role: High-current POL regulator with thermal robustness in convection-cooled enclosures. Use Value: 35°C/W θJA and 155°C thermal shutdown ensure reliable operation at 70°C ambient; PQFN package aids thermal transfer to heatsink. |
| Notebook NVDC System Rail | Enterprise Storage Backplane |
Use Scenario: Dual-input (adapter/battery) 5 V–12 V to 1.05 V conversion for GPU core voltage in ultrabooks. IC Role / Device Role / Timing Role: Synchronous buck regulator supporting NVDC architecture with pre-bias startup capability. Use Value: Starts cleanly on pre-biased output without discharging capacitors; EN pin supports system-level sequencing with 1.26 V UVLO threshold. |
Use Scenario: 12 V input to 5 V/3.3 V rails powering SAS/SATA drives and PCIe switches in 2U rack servers. IC Role / Device Role / Timing Role: High-efficiency intermediate bus converter with PGOOD monitoring for system health management. Use Value: Open-drain PGOOD with 0.82–2.03 ms delay enables accurate power sequencing; dual OVP protects sensitive storage controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z (Monolithic Power Systems) | 3 A max output; 4.5–36 V input; no integrated boot diode; requires external high-side driver | Suitable for lower-current auxiliary rails; lacks valley-current limiting and dual OVP | Select when cost-sensitive, low-power (<5 A) POL is needed and board space allows external components. |
| TPS54332DDAR (Texas Instruments) | 3.5 A max output; 3.5–28 V input; current-mode control; no PFM mode; external compensation required | Better suited for fixed-frequency, medium-current designs where loop stability tuning is acceptable | Choose for legacy designs requiring TI ecosystem support and predictable frequency behavior across line/load. |
Compared with MP2451DT-LF-Z and TPS54332DDAR, the FAN23SV15MMPX uniquely delivers 15 A in a single 5.5 mm × 5.0 mm PQFN with integrated boot diode, PFM light-load optimization, and dual-level OVP-making it optimal for high-density, high-current server and telecom POLs where efficiency, thermal performance, and protection granularity are critical.
Availability
FAN23SV15MMPX is available at Aetrix Electronics and suitable for server VR12/VR13 CPU power, telecom base station POL, and enterprise storage backplane applications requiring stable component supply, long-lifecycle assurance, and RoHS-compliant packaging.
Supply support for FAN23SV15MMPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly Fairchild Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and IoT markets.
The FAN23SV15MMPX belongs to onsemi's high-current synchronous buck regulator product line, engineered for demanding datacenter and communications infrastructure where thermal performance, transient response, and protection integrity are non-negotiable.
FAQ
What input voltage ranges does the FAN23SV15MMPX support?
The FAN23SV15MMPX supports two distinct input configurations: 7–18 V when using its internal linear regulator for bias (VIN connected to VCC), and 4.5–5.5 V when VIN, PVIN, and PVCC are tied together to bypass the internal regulator. Absolute maximum ratings allow up to 25 V on PVIN, but operation outside the specified ranges may compromise regulation accuracy or reliability. Always verify configuration per application requirements.
How is the switching frequency programmed on the FAN23SV15MMPX?
The FAN23SV15MMPX switching frequency is set by connecting a resistor between the FREQ pin and AGND. The resistor value determines the on-time (tON) and thus the steady-state frequency in CCM, ranging from 200 kHz to 1 MHz. For example, a 100 kΩ resistor yields ~500 kHz. The device implements open-circuit detection on FREQ-if left floating, switching is disabled to prevent uncontrolled operation.
Does the FAN23SV15MMPX require external compensation components?
No, the FAN23SV15MMPX uses constant-on-time (COT) control architecture and does not require external compensation components such as type-II or type-III error amplifier networks. Its inherent stability eliminates loop compensation design effort, simplifies layout, and ensures consistent transient response across input/output conditions without tuning.
What protection features are built into the FAN23SV15MMPX?
The FAN23SV15MMPX integrates valley-current limiting (via ILIM pin), dual-level over-voltage protection (108% and 118% of VREF), under-voltage protection (89% of VREF), thermal shutdown at 155°C with 15°C hysteresis, and PGOOD fault signaling. These protections operate autonomously without external circuitry, safeguarding both the IC and downstream loads during fault conditions.
Can the FAN23SV15MMPX start up on a pre-biased output?
Yes, the FAN23SV15MMPX supports pre-bias startup: it prevents discharging the output during soft-start by disabling the low-side MOSFET until the first PWM edge, and forces PFM mode to maintain positive inductor current. This ensures clean startup on existing VOUT voltages-critical for NVDC notebook systems and hot-swap applications where output capacitance is pre-charged.
FAN23SV15MMPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 34-PowerTFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 7V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 15A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 34-PQFN (5.5x5)
FAN23SV15MMPX FAQ
1.How can I place an order for FAN23SV15MMPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN23SV15MMPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN23SV15MMPX reliable?
The price and inventory of FAN23SV15MMPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN23SV15MMPX is usually 5 days.
3.What payment methods are accepted for FAN23SV15MMPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN23SV15MMPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN23SV15MMPX?
FAN23SV15MMPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN23SV15MMPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN23SV15MMPX?
For technical support, including FAN23SV15MMPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN23SV15MMPX requirements.
6.How does Aetrix verify that FAN23SV15MMPX is sourced from the original manufacturer or authorized distributors?
All FAN23SV15MMPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN23SV15MMPX meets industry standards.
7.What is the process for return or replacement of FAN23SV15MMPX?
All FAN23SV15MMPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN23SV15MMPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN23SV15MMPX part is unused and in its original packaging.
Return procedure for FAN23SV15MMPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN23SV15MMPX Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
