My Inquiry
My Account
onsemi FAN49100AUC360X
- Part No.:
- FAN49100AUC360X
- Manufacturer:
- onsemi
- Package:
- 20-UFBGA, WLCSP
- Datasheet:
-
FAN49100AUC360X.pdf
- Description:
- IC REG BUCK BST 3.6V 2A 20WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:2,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN49100AUC360X from onsemi is a synchronous buck-boost DC-DC regulator delivering up to 2.5 A at 3.6 V output, operating across 2.5 V–5.5 V input, with seamless mode transition and 1.8 MHz fixed-frequency PWM operation. It serves as the primary power stage in Li-ion–powered portable devices requiring stable 3.6 V rail generation under variable battery voltage.
For engineers reviewing the FAN49100AUC360X datasheet, pinout, applications, or equivalent options, key selection criteria include its WLCSP-20 package footprint, PFM/PWM auto-mode control, 24 µA quiescent current, integrated safety protections (UVLO/OTP/SCP/OCP), and pass-through mode capability for low-loss battery tracking.
Technical Context
The FAN49100AUC360X implements a four-switch full-bridge topology with synchronous rectification, enabling true buck-boost operation without external diodes. Its current-mode modulator supports automatic, disturbance-free transitions between buck, boost, and buck-boost phases based on real-time PVIN-to-VOUT ratio.
It features dual control modes: forced PWM (1.8 MHz ±0.2 MHz) for predictable EMI and light-load PFM (24 µA IQ) for peak efficiency. The device integrates soft-start, output discharge (230 Ω), and open-drain Power Good signaling with fault detection for UVLO, OTP, OCP, and startup failure.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.6 V ±1% (DC accuracy); total regulation error ≤±5% including load transients |
| Input Range | 2.5 V to 5.5 V - supports full Li-ion battery discharge curve (3.0–4.2 V nominal + headroom) |
| Max Output Current | 2.5 A continuous - limited by thermal design and PCB copper area per θJA = 66°C/W |
| Switching Frequency | 1.8 MHz nominal in PWM mode - enables use of 1.0 µH inductor and compact 1608-size capacitors |
| Quiescent Current | 24 µA in PFM mode - extends battery runtime in standby/sleep states |
| Efficiency | ≥96% at 600 mA (3.8 V → 3.6 V) - minimizes thermal stress in thin-profile mobile enclosures |
| Protections | UVLO (2.0 V threshold), OTP (150°C shutdown), SCP/OCP (5.2 A peak limit), internal soft-start (260 µs) |
Pinout & Package
Package: 20-bump WLCSP (2.015 mm × 1.615 mm, 0.4 mm pitch, 0.586 mm height, Case 567QK). Bump-down configuration with AGND/PGND separation for noise-sensitive analog and high-current power return paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A3, A4 | PVIN | Main power input - connects directly to input capacitor; requires minimal loop area to reduce EMI |
| A1 | AVIN | Analog supply reference - tied to CIN/PVIN for bias stability; decouples control circuitry |
| A2 | EN | Enable control - active-high logic; ties to system PMIC or GPIO; disables all switching and activates shutdown (0.5 µA) |
| B3, B4 | SW1 | High-side switch node - connects to one end of power inductor; carries full AC switching current |
| E1 | AGND | Analog ground reference - shorted to PGND only at COUT ground pad to avoid noise coupling into feedback path |
| B1, C1–C4, D1 | PGND | Power ground return - low-impedance path for buck low-side and boost high-side MOSFETs; connects CIN/COUT grounds |
| D2 | MODE | Control mode select - HIGH forces PWM; LOW enables auto PFM/PWM; must not float |
| D3, D4 | SW2 | Second switching node - connects to opposite end of same inductor as SW1; completes full-bridge path |
| E2 | PG | Open-drain Power Good - pulled low during FAULT (OCP/OTP/UVLO/startup failure); requires external VOUT pull-up |
| B2 | PT | Pass-through enable - HIGH disables switching and routes PVIN→VOUT with RDS(ON) losses only; no OCP active |
| E3, E4 | VOUT | Regulated output - delivers 3.6 V to load; connects to output capacitor and system rail with low-inductance trace |
Key Features
| Feature | Design Value |
|---|---|
| Seamless buck-boost transition | Eliminates output voltage glitch during PVIN crossing VOUT - critical for uninterrupted RF PA or NFC operation |
| PFM/PWM auto-mode selection | Switches to PWM at ~300 mA load - maintains 1.8 MHz clock for EMI filtering while preserving >90% efficiency down to 75 mA |
| Integrated output discharge | 230 Ω internal resistor pulls VOUT to GND when EN = LOW - prevents floating rail during power sequencing |
| Full protection suite | UVLO, OTP, SCP, and OCP implemented in silicon - eliminates need for external fault monitoring circuitry |
| Pass-through mode | Disables switching and enables direct PVIN-to-VOUT conduction - reduces quiescent loss to 27 µA during deep sleep |
Applications
| Smartphone Main Rail | NFC Transceiver Power |
|---|---|
Use Scenario: Supplying 3.6 V to application processor core or display driver IC from single-cell Li-ion battery (2.8–4.4 V range). IC Role / Device Role / Timing Role: Primary buck-boost regulator managing dynamic input voltage swing while maintaining tight output regulation. Use Value: Seamless mode transition prevents brownout during battery sag; 96% efficiency at 600 mA reduces thermal load in sealed chassis. | Use Scenario: Powering ISO14443-compliant NFC controller during card emulation or reader mode. IC Role / Device Role / Timing Role: Low-noise, fast-transient 3.6 V source with <±45 mV load step response (0.5 A ↔ 1 A, 1 µs edge). Use Value: PFM mode ensures <24 µA idle current; PG signal synchronizes NFC firmware wake-up with valid VOUT. |
| 4G LTE Power Amplifier | Ultra-Mobile PC SoC Rail |
Use Scenario: Delivering clean 3.6 V to RF power amplifier during burst transmission (high di/dt load steps). IC Role / Device Role / Timing Role: High-bandwidth regulator with <125 mV transient deviation (0.5 A ↔ 2.0 A) and 4 mV ripple in PWM mode. Use Value: 1.8 MHz switching allows small LC filter; low ESR ceramic output caps minimize impedance at 2.1 GHz harmonics. | Use Scenario: Generating 3.6 V for Intel Atom or ARM Cortex-A series SoC in fanless tablet design. IC Role / Device Role / Timing Role: Thermally optimized power stage using WLCSP-20 package and 66°C/W θJA for passive cooling. Use Value: Total layout area of 11.61 mm² enables placement under SoC; PT mode cuts leakage during suspend-to-RAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS63020DSJR | 3.3 V fixed output; 3 A max; 2.5 V–6 V input; 2.4 MHz switching; no PT mode | Lacks pass-through mode and 3.6 V option; higher IQ (32 µA) but wider VIN range | Select when 3.3 V output suffices and higher switching frequency is preferred for smaller magnetics |
| MAX20004AATP+T | 3.6 V fixed output; 2 A max; 2.5 V–5.5 V input; 2.2 MHz; integrated FETs but no PFM mode | Lower current rating and no light-load PFM - less suitable for battery standby optimization | Select when forced PWM-only operation is acceptable and board space allows larger 20-pin TQFN |
Compared with TPS63020DSJR and MAX20004AATP+T, the FAN49100AUC360X uniquely combines 3.6 V output, 2.5 A capability, 24 µA PFM IQ, and hardware-enabled pass-through mode in a 11.61 mm² WLCSP - making it optimal for space-constrained, battery-life–critical mobile designs requiring precise 3.6 V rail generation.
Availability
FAN49100AUC360X is available at Aetrix Electronics and suitable for smartphone main rail, NFC transceiver power, 4G LTE power amplifier, ultra-mobile PC SoC rail, and portable Li-ion–powered device applications requiring stable component supply and long-term lifecycle support.
Supply support for FAN49100AUC360X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN49100 belongs to onsemi's TinyPower™ family of ultra-compact, high-efficiency DC-DC regulators designed specifically for battery-powered portable electronics where size, efficiency, and seamless voltage conversion are critical.
FAQ
What is the fixed output voltage of the FAN49100AUC360X?
The FAN49100AUC360X provides a factory-trimmed fixed output voltage of 3.6 V with ±1% DC accuracy over temperature and line/load conditions. This value is laser-trimmed during production and cannot be adjusted externally. The part number suffix "360X" explicitly denotes the 3.6 V variant, distinct from the discontinued 3.3 V FAN49100AUC330X. System designers must verify that downstream loads are rated for 3.6 V nominal operation.
Does the FAN49100AUC360X support automatic mode transition between buck and boost?
Yes, the FAN49100AUC360X performs fully automatic and seamless transitions between buck, boost, and buck-boost operating modes without external intervention. Its internal controller continuously monitors the PVIN-to-VOUT ratio and adjusts the four-MOSFET switching sequence in real time. This eliminates output voltage disturbances during battery voltage sag (e.g., from 4.2 V to 3.2 V), ensuring uninterrupted operation of sensitive loads like RF power amplifiers or NFC controllers.
What is the purpose of the PT pin on the FAN49100AUC360X?
The PT (Pass-Through) pin on the FAN49100AUC360X enables a low-loss conduction mode where all internal switches are disabled and VOUT follows PVIN minus IOUT × (Q1RDS(ON) + Q3RDS(ON) + LDCR). When PT = HIGH, the device draws only 27 µA quiescent current and bypasses regulation - ideal for deep-sleep states in portable devices. Note that Over-Current Protection (OCP) is inactive in PT mode; only UVLO and OTP remain functional.
How does the Power Good (PG) pin function on the FAN49100AUC360X?
The PG pin on the FAN49100AUC360X is an open-drain output that signals system readiness: it releases HIGH after successful soft-start (reaching 95% of 3.6 V within 260 µs) and remains HIGH during normal regulation. PG is pulled LOW during FAULT conditions - including startup failure, OCP trigger, OTP shutdown, or UVLO event. An external pull-up resistor to VOUT is required; PG does not drive logic-high actively and must not be left floating.
What package type and dimensions does the FAN49100AUC360X use?
The FAN49100AUC360X uses a 20-bump Wafer-Level Chip-Scale Package (WLCSP) with mechanical dimensions of 2.015 mm × 1.615 mm × 0.586 mm and 0.4 mm bump pitch (Case 567QK). It features bump-down construction, requiring solder paste stencil design per IPC-7527 guidelines. The total solution area - including recommended 1.0 µH inductor and dual 47 µF output capacitors - occupies just 11.61 mm², enabling placement beneath narrow-bezel smartphone displays or under SoCs in ultra-thin tablets.
FAN49100AUC360X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyPower™
- Package/Case:
- 20-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.6V
- Voltage - Output (Max):
- -
- Current - Output:
- 2A
- Frequency - Switching:
- 1.8MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WLCSP
FAN49100AUC360X FAQ
1.How can I place an order for FAN49100AUC360X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN49100AUC360X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN49100AUC360X reliable?
The price and inventory of FAN49100AUC360X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN49100AUC360X is usually 5 days.
3.What payment methods are accepted for FAN49100AUC360X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN49100AUC360X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN49100AUC360X?
FAN49100AUC360X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN49100AUC360X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN49100AUC360X?
For technical support, including FAN49100AUC360X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN49100AUC360X requirements.
6.How does Aetrix verify that FAN49100AUC360X is sourced from the original manufacturer or authorized distributors?
All FAN49100AUC360X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN49100AUC360X meets industry standards.
7.What is the process for return or replacement of FAN49100AUC360X?
All FAN49100AUC360X units undergo pre-shipment inspection (PSI). If there is an issue with FAN49100AUC360X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN49100AUC360X part is unused and in its original packaging.
Return procedure for FAN49100AUC360X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN49100AUC360X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
