My Inquiry
My Account
onsemi FAN5099M
- Part No.:
- FAN5099M
- Manufacturer:
- onsemi
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
FAN5099M.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,034
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN5099M from Fairchild Semiconductor is a dual-output power controller integrating a wide-frequency synchronous buck PWM regulator and an LDO controller in a single 16-pin TSSOP package. It supports input voltages from 3V to 24V, delivers adjustable PWM outputs from 0.8V to 15V (e.g., VDDQ = 1.5V) and LDO outputs from 0.8V to 3V (e.g., VTT_GTL = 1.25V), with programmable switching frequency from 50kHz to 600kHz - enabling high-efficiency (>80+) PC/server motherboard peripheral power delivery.
For engineers reviewing the FAN5099M datasheet, pinout, applications, or equivalent options, key selection considerations include RDS(ON)-based current sensing, single-capacitor soft-start for coordinated PWM/LDO ramp-up, adaptive shoot-through protection, multi-fault latching/auto-restart behavior, and VCC shunt regulation supporting both 5V and 12V bias sources.
Technical Context
The FAN5099M implements summing-current-mode PWM control with external compensation, combining sensed low-side MOSFET RDS(ON) voltage and an input-voltage-feedforward ramp signal to generate duty cycle. This architecture enables fast load transient response and stable operation across wide input ranges (3–24V) and output loads (up to 15A PWM, 5A LDO).
Its dual-regulator architecture features independent but synchronized soft-start via a single SS capacitor: PWM protection activates at 1.2V on SS, while LDO gate drive (GLDO) enables only above 2.2V. The integrated boot diode, adaptive dead-time gate drivers (HDRV/LDRV), and internal 5.6V VCC shunt regulator eliminate external components required for 12V biasing and improve layout efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3V to 24V - supports Silver box, battery, and adapter inputs without external pre-regulation. |
| PWM Output Voltage Range | 0.8V to 15V - configurable for VCC_MCH (1.5V), VDDQ (1.5V), and other Point-of-Load rails. |
| Switching Frequency Range | 50kHz to 600kHz - programmable via RT resistor; enables trade-off between efficiency (low fSW) and component size (high fSW). |
| LDO Output Range | 0.8V to 3V - optimized for GTL-type loads like VTT_GTL (1.25V); regulated via FBLDO feedback. |
| Current Sensing Method | RDS(ON) of low-side MOSFET - lossless, cost-effective sensing; ILIM resistor sets cycle-by-cycle limit. |
| Soft-Start Control | Single external capacitor on SS pin - coordinates ramp-up of both PWM and LDO outputs; enables fault protection after 1.2V, LDO enable after 2.2V. |
| VCC Bias Support | Internal 5.6V shunt regulator - allows direct 5V connection or 12V supply with external RVCC resistor; sinks up to 150mA. |
Pinout & Package
Package: 16-Lead TSSOP (Moisture Sensitivity Level 1, Pb-free, RoHS compliant). Thermal resistance θJA = 100°C/W; θJC = 37°C/W. Designed for surface-mount assembly with exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FBLDO | LDO Feedback Input | Regulated to 0.8V reference; disables LDO if pulled >1V. |
| 2 R(T) | Oscillator Frequency Set | Resistor to GND sets fSW; open = 50kHz, 25.5kΩ = ~300kHz. |
| 3 ILIM | Current Limit Threshold | 10μA source current; resistor to GND sets PWM overcurrent trip point. |
| 4 SS | Soft-Start Timing & Fault Enable | 10μA charge current; 1.2V enables protection, 2.2V enables GLDO. |
| 5 COMP | Error Amplifier Output | Connects to FB for external loop compensation; sets stability and transient response. |
| 6 FB | PWM Feedback Input | Inverting input of error amp; regulates PWM output to 0.8V reference. |
| 7 EN | Enable/Reset Control | CMOS input; high = operate, low = shutdown; toggling resets latched faults. |
| 8 AGND | Analog Ground Reference | Low-impedance return for all internal analog circuits; must tie to clean ground plane. |
| 9 SW | Switching Node | Connects to HS-FET source and LS-FET drain; used for RDS(ON) current sensing. |
| 10 HDRV | High-Side Gate Driver Output | Drives HS-FET gate; monitored for adaptive dead-time control. |
| 11 BOOT | Bootstrap Supply Input | Connects to bootstrap capacitor; provides floating voltage for HDRV drive. |
| 12 PGND | Power Ground Return | Return path for LS-FET driver; must connect to LS-FET source. |
| 13 LDRV | Low-Side Gate Driver Output | Drives LS-FET gate; monitored for adaptive dead-time control. |
| 14 R(RAMP) | Ramp Amplitude Control | Resistor to VIN sets feedforward ramp slope; improves line regulation. |
| 15 VCC | Bias Supply Input | 5V nominal; internal shunt regulates to ≤5.6V; bypass with ceramic cap. |
| 16 GLDO | LDO Gate Drive Output | Active-low output; drives external LDO pass FET gate after SS ≥ 2.2V. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous Boot Diode | Eliminates external bootstrap diode, reducing BOM count and PCB area in TSSOP layout. |
| Adaptive Shoot-Through Protection | Monitors HDRV and LDRV gate voltages in real time to dynamically adjust dead time, preventing cross-conduction across MOSFET pairs. |
| Multi-Fault Protection with Configurable Response | Detects overcurrent (16-cycle latch), OVP (2-cycle crowbar), UVLO, and thermal shutdown (160°C); auto-restart enabled by 100nF on EN. |
| Single-Capacitor Dual Soft-Start | One SS capacitor controls ramp rate and sequencing for both PWM and LDO outputs, ensuring controlled power-up of co-dependent rails. |
| VCC Shunt Regulator for 12V Operation | Supports direct 12V bias without external regulator; sinks up to 150mA while maintaining VCC ≤ 5.6V - simplifies auxiliary supply design. |
Applications
| PC/Server Memory Power | FPGA Core & I/O Supply |
|---|---|
|
Use Scenario: Delivering tightly regulated 1.5V VDDQ and 1.25V VTT_GTL to DDR memory interfaces on server motherboards. IC Role / Device Role / Timing Role: Dual-output controller providing synchronized, low-noise, fast-transient power with shared soft-start and fault coordination. Use Value: Enables compliance with GTL+ timing margins and reduces system-level ripple-induced jitter through coordinated regulation. |
Use Scenario: Powering FPGA core (1.0–1.2V) and I/O banks (1.5–2.5V) requiring independent voltage sequencing and high current capability. IC Role / Device Role / Timing Role: PWM section supplies high-current core rail; LDO section delivers ultra-low-noise, fast-response I/O rail with minimal external components. Use Value: Eliminates need for separate LDO ICs while maintaining <1% load regulation and <100ns transient recovery per datasheet curves. |
| Graphics Processor VRM | Industrial Embedded Controller Supply |
|
Use Scenario: High-efficiency DC/DC conversion for GPU core voltage (0.8–1.3V @ up to 15A) in discrete graphics cards. IC Role / Device Role / Timing Role: Synchronous buck controller with RDS(ON) sensing and programmable frequency (200–400kHz) to balance switching loss vs. inductor size. Use Value: Achieves >90% peak efficiency at 12V input per Figure 19; supports ceramic output caps for compact, low-profile VRM designs. |
Use Scenario: Reliable, long-lifecycle power for ARM-based industrial controllers operating from 12V or 24V field buses. IC Role / Device Role / Timing Role: Robust PWM+LDO controller with -10°C to +85°C commercial grade rating, latched fault protection, and traceable sourcing. Use Value: Delivers continuous 5A PWM + 2A LDO output with thermal shutdown (160°C) and UVLO hysteresis (0.5V) for unattended operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck + LDO controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2940AGQSE-LF-Z | Single-chip 2-phase buck + LDO; integrates MOSFET drivers but lacks RDS(ON) sensing - requires external sense resistor. | Targeted at higher-current CPU VRMs; supports phase-interleaving but has narrower input range (4.5–24V). | Prefer MP2940 for multi-phase scaling; choose FAN5099M when RDS(ON) sensing, 3V min input, or 16-TSSOP footprint is critical. |
| TPS51220ARUKT | Dual-output buck controller (no integrated LDO); requires external linear regulator for secondary rail; supports D-CAP mode only. | Optimized for notebook CPU/GPU power with dynamic VID interface; no native LDO control or GLDO pin. | Select TPS51220 for VID-programmable systems; retain FAN5099M when fixed-rail LDO integration, soft-start coordination, or cost-sensitive BOM is required. |
Compared with MP2940AGQSE-LF-Z and TPS51220ARUKT, the FAN5099M uniquely combines true dual-output control (PWM + LDO), RDS(ON) current sensing, and single-capacitor soft-start in a 16-TSSOP package - offering lower component count and tighter rail coordination for memory and FPGA applications where discrete LDOs add cost and layout complexity.
Availability
FAN5099M is available at Aetrix Electronics and suitable for PC/server motherboard peripherals, FPGA power delivery, and graphics processor VRMs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for FAN5099M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor (now part of ON Semiconductor) is a global leader in power management ICs, known for high-performance analog and mixed-signal solutions targeting computing, industrial, and communications markets.
The FAN5099M belongs to Fairchild's Point-of-Load (POL) controller product line, designed specifically for high-efficiency, low-voltage, high-current DC/DC conversion in space-constrained computing platforms - emphasizing integration, thermal robustness, and ease of design-in.
FAQ
What is the operating temperature range for the FAN5099M?
The FAN5099M is specified for commercial temperature operation from –10°C to +85°C ambient, as confirmed by the ordering code FAN5099MTCX in the datasheet's Ordering Information table. This rating applies to the full electrical performance specifications under recommended operating conditions, including VCC = 4.5–5.5V and junction temperature ≤125°C. The FAN5099M does not support industrial-grade (–40°C to +85°C) operation - that variant is designated FAN5099EMTCX.
How does the FAN5099M implement current limiting on the PWM output?
The FAN5099M implements cycle-by-cycle current limiting using RDS(ON) of the low-side MOSFET, sensed between SW and PGND pins. An internal 10μA current source flows into the ILIM pin, setting a threshold voltage at the summing amplifier output. When sensed current exceeds the limit set by the ILIM resistor, the PWM skips pulses; 16 consecutive trips trigger a fault latch. For higher accuracy, an external sense resistor may be added in series with the low-side MOSFET source.
Can the FAN5099M operate with a 12V input directly connected to the VCC pin?
No - the FAN5099M VCC pin must not be directly connected to 12V. Its internal shunt regulator is rated for ≤5.6V; applying 12V without current limiting will exceed absolute maximum ratings. To use a 12V bias source, an external resistor (RVCC) must be placed between the 12V supply and VCC, sized to sink excess current while maintaining VCC at 5.0V ±0.5V. The datasheet provides Equation 1 for calculating RVCC based on input variation, QFET, and fSW.
What is the function of the R(RAMP) pin on the FAN5099M?
The R(RAMP) pin on the FAN5099M sets the amplitude of the internal voltage-feedforward ramp signal by connecting a resistor to VIN. This ramp compensates for input voltage variations, stabilizing PWM modulator gain and improving line regulation. As shown in Equation 4, RRAMP value depends on VIN and fSW; for example, at VIN = 12V and fSW = 80kHz, RRAMP ≈ 2MΩ. Incorrect RRAMP selection degrades transient response and increases output voltage deviation under line changes.
Does the FAN5099M support automatic restart after a fault condition?
Yes - the FAN5099M supports configurable fault recovery. When the EN pin is AC-coupled to GND via a 100nF capacitor, the device enters auto-restart mode: after a fault latch triggers, it waits tDELAY = 0.85 × C (C in μF) before attempting restart. If EN is tied directly to VCC, the device remains latched off until EN is toggled or VCC is cycled. Leaving EN floating is prohibited - it must be actively biased to avoid undefined behavior.
FAN5099M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 50kHz ~ 300kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- 0.8V ~ 3V, 5A
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -10°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
FAN5099M FAQ
1.How can I place an order for FAN5099M through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN5099M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN5099M reliable?
The price and inventory of FAN5099M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN5099M is usually 5 days.
3.What payment methods are accepted for FAN5099M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN5099M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN5099M?
FAN5099M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN5099M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN5099M?
For technical support, including FAN5099M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN5099M requirements.
6.How does Aetrix verify that FAN5099M is sourced from the original manufacturer or authorized distributors?
All FAN5099M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN5099M meets industry standards.
7.What is the process for return or replacement of FAN5099M?
All FAN5099M units undergo pre-shipment inspection (PSI). If there is an issue with FAN5099M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN5099M part is unused and in its original packaging.
Return procedure for FAN5099M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN5099M Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
