onsemi FAN53526UC00X
- Part No.:
- FAN53526UC00X
- Manufacturer:
- onsemi
- Package:
- 15-UFBGA, WLCSP
- Datasheet:
-
FAN53526UC00X.pdf
- Description:
- IC REG BUCK PROG 3A 15WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53526UC00X from onsemi is a digitally programmable 3.0 A synchronous step-down DC-DC regulator with I²C interface, operating from 2.5 V to 5.5 V input and delivering 0.600 V output by default. It uses a proprietary fixed-frequency PWM architecture at 2.4 MHz, achieves >80% efficiency across 10 mA–3.0 A load range, and supports programmable slew rate for voltage transitions - deployed in mobile SoC core power delivery.
For engineers reviewing the FAN53526UC00X datasheet, pinout, applications, or equivalent options, key selection criteria include its 0.600 V factory-default output, 6.25 mV I²C-programmable steps, 2.4 MHz switching frequency enabling compact 330 nH inductors, PFM/PWM auto-mode operation, and WLCSP-15 package compatibility with high-density portable PCB layouts.
Technical Context
The FAN53526UC00X implements a non-linear, fixed-frequency PWM modulator with synchronous rectification, maintaining constant 2.4 MHz switching across input voltages (2.5–5.5 V) and loads (10 mA–3.0 A) via an internal frequency loop. Its architecture eliminates ESR dependency, enabling stable regulation with low-ESR ceramic capacitors.
It integrates dual enable control (hardware EN pin + software BUCK_EN bits), programmable output discharge (via OUTPUT_DISCHARGE bit), and real-time status monitoring (PGOOD, UVLO, OVP flags in Monitor register). Voltage transitions are slew-rate limited using three-bit SLEW field (0.5–64 mV/s), while light-load efficiency is sustained via single-pulse PFM mode with 50 µA typical quiescent current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3.0 A continuous - supports high-current ARM/Krait/OMAP processor cores without external current sharing. |
| Switching Frequency | 2.4 MHz nominal - enables use of 330 nH inductors and reduces output capacitor size vs. 500 kHz alternatives. |
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion (3.0–4.2 V), USB 5 V, and intermediate rail supplies. |
| Output Voltage Range | 0.600 V to 1.39375 V in 6.25 mV steps - covers DDR/LPDDR termination, GPU/SoC core rails, and FPGA I/O banks. |
| I²C Interface Speed | Up to 3.4 Mbps (High-Speed Mode) - allows dynamic voltage scaling (DVS) during runtime without bus contention. |
| Quiescent Current | 50 µA typical in PFM mode - extends battery life in always-on subsystems (e.g., sensor hubs, modem standby). |
| Protection Features | UVLO (2.45 V), thermal shutdown (150 °C), overvoltage lockout (6.2 V), and cycle-by-cycle current limit (4.75 A peak) - ensures robust operation under fault conditions. |
Pinout & Package
Package: 15-bump Wafer-Level Chip Scale Package (WLCSP), 1.310 mm × 2.015 mm, 0.4 mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (A1, B1, C1) | Power Input | Accepts 2.5–5.5 V supply; requires local 4.7 µF ceramic decoupling with minimal trace inductance to PGND. |
| VOUT (E3) | Regulated Output | Delivers programmable 0.600–1.39375 V; connects directly to output capacitors and load; senses feedback internally. |
| SW (A2, B2) | Switching Node | Drives external 330 nH inductor; high dV/dt node requiring tight layout and guard ring to minimize EMI. |
| PGND (A3, B3, C2) | Power Ground | Low-side MOSFET return path; must be connected to CIN/COUT ground planes with multiple vias to reduce impedance. |
| AGND (C3, E1) | Analog Ground | Reference for I²C, control logic, and internal DAC; isolated from PGND to prevent noise coupling into regulation loop. |
| EN (D2) | Enable Control | Active-high digital enable; internal 250 kΩ pull-down ensures safe shutdown at power-up; retains register state in shutdown. |
| SCL (E2) | I²C Clock Input | Accepts up to 3.4 MHz clock; requires external pull-up to VIN or VDDIO; unused pins must tie to AGND. |
| SDA (D3) | I²C Data Bidirectional | Open-drain I²C data line; shares bus with other peripherals; requires same pull-up as SCL. |
| VSEL (D1) | Voltage Select | Selects between VSEL0 (0.600 V default) and VSEL1 registers; internal 250 kΩ pull-down sets Auto PFM mode when low. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally Programmable Output | 0.600 V to 1.39375 V in precise 6.25 mV increments via I²C - enables fine-grained DVS for SoC performance/power tuning. |
| Auto PFM/PWM Transition | Seamless mode switching below ~150 mA load - maintains >80% efficiency from 10 mA to 3.0 A without audible switching noise. |
| Programmable Slew Rate | Eight selectable rates (0.5–64 mV/s) for controlled voltage ramping - prevents overshoot during dynamic frequency scaling events. |
| Integrated Protection Suite | UVLO, OVP (6.2 V), thermal shutdown (150 °C), and cycle-by-cycle current limiting (4.75 A peak) - eliminates need for external fault management circuitry. |
| Output Discharge Control | Configurable internal 11 Ω pull-down (via OUTPUT_DISCHARGE bit) - safely discharges VOUT during disable to meet system reset timing requirements. |
Applications
| Mobile Application Processor Core Rail | LPDDR3/LPDDR4 Memory Termination |
|---|---|
Use Scenario: Powers ARM Cortex-A series, Qualcomm Krait, or TI OMAP application processors in smartphones and tablets during active and DVFS states. IC Role / Device Role / Timing Role: Primary core voltage regulator with real-time I²C-controlled DVS, synchronized to CPU frequency transitions. Use Value: Delivers 3.0 A at 0.600–1.156 V with <±2.5% DC accuracy and ±50 mV transient response - meets ARM big.LITTLE cluster voltage tolerance specs. | Use Scenario: Supplies termination voltage (VTT) and reference voltage (VREF) for LPDDR3/LPDDR4 memory interfaces in ultra-thin notebooks and 2-in-1 devices. IC Role / Device Role / Timing Role: Precision low-noise buck converter providing matched, slew-controlled VTT/VREF rails with fast load-step response. Use Value: 2.4 MHz operation minimizes inductor size; 6.25 mV steps allow exact VTT = VDDQ/2 matching; ±16 mV load transient at 100 ns edge meets JEDEC AC timing margins. |
| Ultra-Mobile PC SoC I/O Domain | Gaming Handheld GPU Core Supply |
Use Scenario: Regulates I/O domain voltage (e.g., 1.0–1.2 V) for Intel Atom or ARMADA SoCs in netbooks and embedded tablets. IC Role / Device Role / Timing Role: Secondary regulated rail generator with independent enable and status monitoring via I²C. Use Value: Factory-default 1.000 V (FAN53526UC64X variant) or 0.600 V (FAN53526UC00X) enables drop-in configuration for different SoC I/O requirements. | Use Scenario: Supplies dynamic core voltage to Mali or Adreno GPUs in portable gaming consoles requiring rapid voltage scaling during frame-rate changes. IC Role / Device Role / Timing Role: High-bandwidth, slew-rate-controlled power stage responding to GPU voltage requests within microseconds. Use Value: Programmable 0.5–64 mV/s slew rate prevents GPU logic errors during voltage transitions; 3.0 A capability supports burst-mode rendering loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62864B18ARQYR | Fixed 1.8 V output; no I²C programmability; 4.0 A rating; 4-MHz switching. | Used where static voltage rail suffices (e.g., fixed I/O supply); lacks DVS capability for SoC cores. | Select when board space allows larger 1.6 mm × 1.6 mm QFN and firmware does not require runtime voltage adjustment. |
| RTQ2132BGQW | I²C-programmable (0.3–1.5375 V, 12.5 mV steps); 3 A; 2.2 MHz; integrated MOSFETs; no VSEL pin. | Supports similar DVS use cases but uses different register map and lacks hardware VSEL mode selection. | Choose when migrating from FAN53526UC00X and firmware can adapt to alternate I²C command structure and absence of VSEL-driven dual-register bank. |
Compared with TPS62864B18ARQYR and RTQ2132BGQW, the FAN53526UC00X uniquely combines factory-default 0.600 V, 6.25 mV resolution, VSEL-pin-selectable dual register banks, and 2.4 MHz operation in a 1.31 × 2.02 mm WLCSP - optimizing for space-constrained, dynamically scaled mobile SoC core rails.
Availability
FAN53526UC00X is available at Aetrix Electronics and suitable for smartphone SoC core power, LPDDR4 termination, and ultra-mobile PC I/O rail applications requiring stable component supply, long-term lifecycle support, and verified production-grade WLCSP handling.
Supply support for FAN53526UC00X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN53526UC00X belongs to onsemi's TinyBuck family of ultra-compact, high-efficiency DC-DC regulators designed specifically for dynamic voltage scaling in mobile and portable SoC platforms.
FAQ
What is the default output voltage of the FAN53526UC00X at power-up?
The FAN53526UC00X powers up with a default output voltage of 0.600 V, corresponding to the VSEL0 register value per Table 1. This is set by the GA slave address configuration and remains active until reprogrammed via I²C or changed by asserting the VSEL pin high to select VSEL1. The FAN53526UC00X maintains this setting across enable cycles unless modified through its CONTROL register or external programming.
Does the FAN53526UC00X support forced PWM mode, and how is it enabled?
Yes, the FAN53526UC00X supports forced PWM mode to eliminate PFM frequency variation. It is enabled by setting the MODE bits (bits 1:0) in the CONTROL register (address 02h) to '10' and driving the VSEL pin high. When VSEL is high and MODE = 10, the device operates exclusively in fixed-frequency 2.4 MHz PWM regardless of load current. The FAN53526UC00X retains this configuration until changed, and the setting persists across soft resets but not full power-on resets.
What is the maximum recommended output capacitance for reliable startup of the FAN53526UC00X?
The FAN53526UC00X has a maximum recommended output capacitance of approximately COUTMAX = 320 × VOUT / ILOAD (in µF), where ILOAD is the constant-current load during soft-start in amperes. For example, with VOUT = 0.600 V and ILOAD = 0.5 A, COUTMAX ≈ 384 µF. Exceeding this limit may cause startup failure due to insufficient charge current during the internal soft-start ramp. The FAN53526UC00X datasheet specifies two 47 µF X5R 0603 capacitors as the reference design, well within safe limits for typical mobile loads.
How does the FAN53526UC00X handle output voltage transitions from high to low?
During high-to-low output voltage transitions, the FAN53526UC00X stops switching and relies on the output load to discharge VOUT to the new setpoint. The IC monitors the transition via the NEG flag in the MONITOR register (address 05h). Once VOUT reaches the target, regulation resumes. No active sinking is performed unless OUTPUT_DISCHARGE is enabled - in which case an internal 11 Ω pull-down engages only after EN is deasserted or BUCK_ENx is cleared. This behavior is intrinsic to the FAN53526UC00X architecture and applies uniformly across all output voltage steps.
What I²C slave address does the FAN53526UC00X use, and is it configurable?
The FAN53526UC00X uses I²C slave address 0xC0 (7-bit address 0x60), as indicated by the GA marking in Table 1. This address is hardwired and not user-configurable via pins or registers. While the datasheet notes that "other slave addresses can be assigned" upon contacting onsemi, no mechanism (e.g., ADDR pin, OTP programming, or register write) is documented in the FAN53526UC00X datasheet to modify the slave address. Therefore, the FAN53526UC00X operates exclusively at 0xC0 in standard deployments.
FAN53526UC00X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 15-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 0.6V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-WLCSP (2.02x1.31)
FAN53526UC00X FAQ
1.How can I place an order for FAN53526UC00X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53526UC00X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53526UC00X reliable?
The price and inventory of FAN53526UC00X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53526UC00X is usually 5 days.
3.What payment methods are accepted for FAN53526UC00X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53526UC00X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53526UC00X?
FAN53526UC00X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53526UC00X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53526UC00X?
For technical support, including FAN53526UC00X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53526UC00X requirements.
6.How does Aetrix verify that FAN53526UC00X is sourced from the original manufacturer or authorized distributors?
All FAN53526UC00X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53526UC00X meets industry standards.
7.What is the process for return or replacement of FAN53526UC00X?
All FAN53526UC00X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53526UC00X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53526UC00X part is unused and in its original packaging.
Return procedure for FAN53526UC00X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53526UC00X Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

