My Inquiry
My Account
onsemi FAN53526UC100X
- Part No.:
- FAN53526UC100X
- Manufacturer:
- onsemi
- Package:
- 15-UFBGA, WLCSP
- Datasheet:
-
FAN53526UC100X.pdf
- Description:
- IC REG BUCK PROG 3A 15WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53526UC100X from onsemi is a digitally programmable 3.0 A synchronous step-down DC-DC regulator with I²C interface, operating from 2.5 V to 5.5 V input and delivering 1.225 V default output at 2.4 MHz fixed switching frequency. It features PFM/PWM auto-mode transition, 6.25 mV programmable voltage steps, and integrated thermal/overcurrent protection - deployed in mobile SoC power rails for ARM/Tegra processors.
For engineers reviewing the FAN53526UC100X datasheet, pinout, applications, or equivalent options, key selection criteria include its 15-bump WLCSP package, I²C slave address 0xF9, 50 µA quiescent current in PFM mode, and programmable slew rate for dynamic voltage scaling in battery-powered systems.
Technical Context
The FAN53526UC100X implements a proprietary non-linear fixed-frequency PWM modulator with synchronous rectification, enabling >80% efficiency across 10 mA–3.0 A load range while maintaining 2.4 MHz operation under full load. Its architecture eliminates ESR dependency, supporting ceramic output capacitors and fast transient response without external compensation.
Control logic integrates hardware (EN, VSEL) and software (I²C register 02h MODE/SLEW bits) inputs to select between Auto PFM/PWM or Forced PWM modes, manage output discharge, and configure voltage transition slew rates from 0.5 mV/s to 64 mV/s - all while retaining register state during shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3.0 A continuous - supports high-current SoC core rails without external current sharing. |
| Switching Frequency | 2.4 MHz nominal - enables use of compact 330 nH inductors and reduces EMI filtering requirements. |
| I²C Interface Speed | Up to 3.4 Mbps - allows rapid DVS transitions in real-time processor power management. |
| Output Voltage Range | 0.600 V to 1.39375 V in 6.25 mV steps - provides precise granularity for adaptive voltage scaling in ARM/Tegra platforms. |
| Quiescent Current | 50 µA typical in PFM mode - extends battery life in always-on subsystems and low-power idle states. |
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion, USB VBUS, and intermediate power rails. |
| Default Output Voltage | 1.225 V - factory-programmed startup voltage matching common Cortex-A series core requirements. |
Pinout & Package
Package: 15-bump Wafer-Level Chip Scale Package (WLCSP), 1.310 mm × 2.015 mm, 0.4 mm ball pitch, case 567QS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (A1, B1, C1) | Power Input | Connects directly to input source (2.5–5.5 V); requires low-inductance path to CIN. |
| SW (A2, B2) | Switching Node | Drives external inductor; high dV/dt node requiring tight layout and minimal loop area. |
| VOUT (E3) | Regulated Output | Sense and power output node; connects to COUT and load with shortest possible path to PGND. |
| PGND (A3, B3, C2) | Power Ground | Return path for high-current switch and output capacitor; must be isolated from AGND plane. |
| AGND (C3, E1) | Analog Ground | Reference for control circuitry and I²C interface; routed separately from PGND to avoid noise coupling. |
| EN (D2) | Enable Input | Active-high digital enable with internal 250 kΩ pull-down; controls hardware shutdown and soft-start initiation. |
| VSEL (D1) | Voltage Select | Selects between VSEL0 (1.225 V default) and VSEL1 registers; determines PFM/PWM mode with MODE bits. |
| SCL (E2) | I²C Clock | Input-only clock line; must be pulled up externally; supports up to 3.4 MHz HS mode timing. |
| SDA (D3) | I²C Data | Open-drain bidirectional data line; requires external pull-up; handles register read/write and status monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally Programmable Output | 1.225 V default with 6.25 mV resolution via I²C - enables fine-grained DVS for dynamic power optimization. |
| Auto PFM/PWM Transition | Seamless mode switching at light loads (<100 mA) and heavy loads (>500 mA) - maintains >80% efficiency across full 10 mA–3.0 A range. |
| Programmable Slew Rate | Eight selectable rates (0.5–64 mV/s) via CONTROL register - prevents overshoot/undershoot during voltage transitions in sensitive SoC cores. |
| Integrated Protection | Thermal shutdown (150 °C), overvoltage lockout (~6.2 V), and peak current limit (4.0–5.5 A) - eliminates need for external fault management circuitry. |
| Output Discharge Control | Configurable internal 11 Ω pull-down via OUTPUT_DISCHARGE bit - ensures safe VOUT ramp-down during disable sequences. |
Applications
| Mobile Application Processor Power | LPDDR Memory Rail |
|---|---|
Use Scenario: Powers ARM Cortex-A series CPU cores in smartphones and tablets during dynamic frequency scaling. IC Role / Device Role / Timing Role: Primary core voltage regulator with I²C-controlled DVS, responding to SoC voltage requests within microseconds. Use Value: Enables 1.225 V default and 6.25 mV-step adjustments to match real-time performance demands while sustaining >80% efficiency at 3.0 A peak. | Use Scenario: Supplies regulated voltage to LPDDR3/LPDDR4 memory interfaces in ultra-thin notebooks and 2-in-1 devices. IC Role / Device Role / Timing Role: Low-noise, fast-transient buck converter synchronized to memory controller voltage commands. Use Value: Delivers ±50 mV load transient response (0.01–1.5 A step) and <2.5% DC accuracy - ensuring signal integrity and timing margin compliance. |
| Ultra-Mobile PC SoC Core | Gaming Device GPU Voltage Scaling |
Use Scenario: Provides core voltage to Intel Atom or Qualcomm Snapdragon SoCs in fanless netbooks and embedded edge devices. IC Role / Device Role / Timing Role: High-efficiency, thermally robust power stage operating continuously at ambient temperatures up to +85 °C. Use Value: Maintains stable regulation with 42 °C/W junction-to-ambient thermal resistance and thermal shutdown hysteresis of 17 °C. | Use Scenario: Dynamically adjusts GPU core voltage in handheld gaming consoles during frame-rate-dependent workload bursts. IC Role / Device Role / Timing Role: Digitally programmable regulator executing voltage transitions under firmware control via I²C bus. Use Value: Supports programmable slew rates down to 0.5 mV/s - preventing GPU reset or timing violation during aggressive voltage ramps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS628641RQYR | 3.0 A, 2.4 MHz, I²C programmable (0.3–1.5375 V, 6.25 mV steps), but uses 12-pin 1.6 mm × 1.6 mm QFN vs. 15-bump WLCSP. | Same mobile SoC use case, but larger footprint and different thermal profile (θJA = 52 °C/W). | Choose TPS628641RQYR if board space permits larger package and higher thermal resistance is acceptable. |
| RTQ2132BGQW | 3.0 A, 2.2 MHz, I²C programmable (0.5–1.5375 V, 6.25 mV steps), 16-pin 2.0 mm × 2.0 mm QFN, no PFM mode - fixed PWM only. | Lacks PFM efficiency at light loads; suited for constant-load industrial modules rather than battery-powered DVS systems. | Choose RTQ2132BGQW only when forced PWM operation and simplified control are prioritized over quiescent current. |
Compared with TPS628641RQYR and RTQ2132BGQW, the FAN53526UC100X delivers superior light-load efficiency (50 µA PFM quiescent current), smallest form factor (1.31 × 2.02 mm WLCSP), and seamless PFM/PWM auto-transition - making it optimal for space-constrained, battery-sensitive mobile SoC designs.
Availability
FAN53526UC100X is available at Aetrix Electronics and suitable for smartphone SoC power delivery, LPDDR memory rail regulation, and ultra-mobile PC core voltage applications requiring stable component supply and long-term lifecycle support.
Supply support for FAN53526UC100X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN53526 belongs to onsemi's TinyBuck family of ultra-compact, digitally programmable DC-DC regulators designed specifically for dynamic voltage scaling in mobile and portable SoC platforms.
FAQ
What is the default output voltage of the FAN53526UC100X?
The FAN53526UC100X has a factory-programmed default output voltage of 1.225 V, set by the VSEL0 register upon power-on reset. This value is confirmed in Table 1 of the datasheet and corresponds to the "UC100X" suffix designation. The FAN53526UC100X maintains this default unless reprogrammed via I²C or overridden by the VSEL pin state and VSEL1 register.
Does the FAN53526UC100X support both PFM and PWM modes?
Yes, the FAN53526UC100X supports automatic PFM/PWM mode transition based on load current. In Auto mode, it enters PFM below ~100 mA for high light-load efficiency (50 µA quiescent current), then seamlessly switches to fixed 2.4 MHz PWM above that threshold. The FAN53526UC100X can also be forced into PWM-only operation via I²C register 02h MODE bits combined with VSEL pin state.
What is the I²C slave address for the FAN53526UC100X?
Per Table 1 and Section 13 of the datasheet, the FAN53526UC100X uses I²C slave address 0xF9 (7-bit address 0x7C with R/W bit). This differs from other variants like FAN53526UC89X (0xC0) and is explicitly assigned to the UC100X ordering option. The FAN53526UC100X supports Standard, Fast, Fast Plus, and High-Speed (3.4 Mbps) I²C protocols.
How does the FAN53526UC100X handle output voltage transitions?
The FAN53526UC100X supports programmable positive-slew-rate limiting via the SLEW bits (bits 6:4) in CONTROL register 02h, offering eight discrete rates from 0.5 mV/s to 64 mV/s. Negative transitions rely on load discharge. The FAN53526UC100X retains register state during EN-driven shutdown, enabling controlled ramp-down sequences without external circuitry.
What protection features are integrated into the FAN53526UC100X?
The FAN53526UC100X integrates input under-voltage lockout (UVLO at 2.45 V), input over-voltage protection (OVP at ~6.2 V), thermal shutdown (150 °C with 17 °C hysteresis), and peak current limiting (4.0–5.5 A). These protections are fully autonomous and require no external components - all verified in Tables 5, 6, and 8 of the official datasheet for the FAN53526UC100X.
FAN53526UC100X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 15-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.225V
- Voltage - Output (Max):
- 1.23V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-WLCSP (2.02x1.31)
FAN53526UC100X FAQ
1.How can I place an order for FAN53526UC100X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53526UC100X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53526UC100X reliable?
The price and inventory of FAN53526UC100X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53526UC100X is usually 5 days.
3.What payment methods are accepted for FAN53526UC100X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53526UC100X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53526UC100X?
FAN53526UC100X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53526UC100X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53526UC100X?
For technical support, including FAN53526UC100X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53526UC100X requirements.
6.How does Aetrix verify that FAN53526UC100X is sourced from the original manufacturer or authorized distributors?
All FAN53526UC100X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53526UC100X meets industry standards.
7.What is the process for return or replacement of FAN53526UC100X?
All FAN53526UC100X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53526UC100X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53526UC100X part is unused and in its original packaging.
Return procedure for FAN53526UC100X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53526UC100X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
