My Inquiry
My Account
onsemi FAN53526UC128X
- Part No.:
- FAN53526UC128X
- Manufacturer:
- onsemi
- Package:
- 15-UFBGA, WLCSP
- Datasheet:
-
FAN53526UC128X.pdf
- Description:
- IC REG BUCK PROG 3A 15WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:2,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53526UC128X from onsemi is a digitally programmable 3.0 A synchronous step-down DC-DC regulator with I²C interface, 2.4 MHz fixed switching frequency, and 0.600 V to 1.39375 V output voltage range in 6.25 mV steps-designed for core power delivery to ARM, Tegra, and OMAP application processors.
For engineers reviewing the FAN53526UC128X datasheet, pinout, applications, or equivalent options, key selection criteria include its 3.0 A continuous output, 50 µA PFM quiescent current, programmable slew rate, thermal shutdown at 150 °C, and WLCSP-15 package compatibility with ultra-compact mobile SoC power rails.
Technical Context
The FAN53526UC128X implements a proprietary non-linear fixed-frequency PWM modulator with synchronous rectification, enabling >80% efficiency across 10 mA–3.0 A load range while maintaining 2.4 MHz operation independent of input voltage and load. Its architecture eliminates ESR dependency, supporting low-ESR ceramic output capacitors.
It integrates dual-mode control: automatic PFM/PWM transition at light-to-moderate loads (with 50 µA typical IQ) and forced PWM mode via I²C register or VSEL pin configuration. Input UVLO (2.45 V typ), OVP (6.2 V), thermal shutdown (150 °C), and peak current limiting (4.75 A typ) provide robust system-level protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3.0 A continuous-supports high-current SoC core rails without external current sharing. |
| Switching Frequency | 2.4 MHz nominal-enables use of compact 330 nH inductors and reduces EMI filtering burden. |
| Input Voltage Range | 2.5 V to 5.5 V-compatible with single-cell Li-ion, USB PD, and intermediate bus architectures. |
| Digital Output Programming | 0.600 V–1.39375 V in 6.25 mV steps via I²C-enables dynamic voltage scaling for processor DVFS. |
| Quiescent Current | 50 µA typical in PFM mode-minimizes standby power in always-on subsystems. |
| Protection Features | UVLO (2.45 V), OVP (6.2 V), thermal shutdown (150 °C), and cycle-by-cycle current limit (4.75 A)-ensures safe operation under fault conditions. |
| I²C Interface Speed | Up to 3.4 Mbps (High-Speed Mode)-supports fast voltage reconfiguration during runtime. |
Pinout & Package
Package: 15-bump Wafer-Level Chip Scale Package (WLCSP), 1.310 mm × 2.015 mm, 0.4 mm ball pitch, case 567QS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (A1, B1, C1) | Power input supply | Accepts 2.5–5.5 V; requires low-inductance connection to CIN and PGND for stability. |
| SW (A2, B2) | Switching node | Connects directly to inductor; high dV/dt node requiring tight layout and minimal loop area. |
| VOUT (E3) | Regulated output | Feedback and output sense point; must connect to COUT with shortest possible path. |
| PGND (A3, B3, C2) | Power ground return | Low-side MOSFET reference; carries high AC current-must be tied to CIN/COUT ground with minimal impedance. |
| AGND (C3, E1) | Analog ground reference | Reference for internal circuitry; isolated from PGND to prevent noise coupling into regulation loop. |
| EN (D2) | Hardware enable | Active-high logic input; internal 250 kΩ pull-down ensures default shutdown at power-up. |
| VSEL (D1) | Voltage select mode control | Selects between VSEL0/VSEL1 registers; determines Auto PFM vs. Forced PWM behavior with MODE bits. |
| SCL (E2) | I²C clock input | Supports Standard/Fast/Fast-Plus/High-Speed modes up to 3.4 MHz; tie to AGND if unused. |
| SDA (D3) | I²C bidirectional data | Open-drain interface; requires external pull-up; tie to AGND if unused. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable output voltage | Configurable in 6.25 mV steps from 0.600 V to 1.39375 V-enables precise DVFS alignment with SoC operating points. |
| Programmable positive slew rate | Eight selectable rates (0.5–64 mV/s) via CONTROL register-prevents overshoot during voltage ramp-up and meets SoC dV/dt requirements. |
| Best-in-class load transient response | ±50 mV deviation for 0.01 A → 1.5 A step (200 ns edge)-maintains stable core voltage during burst-mode CPU activity. |
| Auto PFM/PWM mode transition | Seamless switch between high-efficiency PFM (50 µA IQ) and fixed-frequency PWM-optimizes efficiency across full load range without manual intervention. |
| Integrated output discharge | Optional 11 Ω internal pull-down activated via OUTPUT_DISCHARGE bit-ensures safe VOUT discharge during shutdown for sequencing-critical systems. |
Applications
| Mobile Application Processor Core Power | LPDDR3/LPDDR4 Memory I/O Power |
|---|---|
Use Scenario: Powers ARM Cortex-A series, Tegra, OMAP, and Krait application processors in smartphones and tablets during active and burst-load states. IC Role / Device Role / Timing Role: Primary core voltage regulator delivering dynamically scaled VDD_CPU with I²C-controlled DVFS transitions. Use Value: Enables energy-efficient operation via 50 µA PFM quiescent current and <±50 mV load transient deviation at 2.4 MHz switching. | Use Scenario: Supplies regulated I/O voltage to LPDDR3/LPDDR4 memory subsystems in ultra-thin notebooks and mobile devices. IC Role / Device Role / Timing Role: Secondary buck regulator providing tightly regulated VDDQ with fast transient recovery for memory read/write bursts. Use Value: Maintains ±0.01%/A load regulation and supports 3.4 Mbps I²C reprogramming to adapt to memory voltage profiles. |
| Ultra-Mobile PC SoC Power Management | Gaming Device GPU Core Supply |
Use Scenario: Delivers core power to Intel Atom or ARMADA SoCs in netbooks and 2-in-1 convertible devices with aggressive thermal constraints. IC Role / Device Role / Timing Role: High-density power stage implementing forced PWM mode to ensure deterministic timing for real-time OS execution. Use Value: Achieves >80% efficiency at 3.0 A with 42 °C/W junction-to-ambient thermal resistance in WLCSP-15 package. | Use Scenario: Supplies configurable core voltage to mobile GPU blocks (e.g., Mali-T880, Adreno 5xx) during graphics-intensive gaming sessions. IC Role / Device Role / Timing Role: Dynamic voltage controller enabling GPU frequency/voltage scaling synchronized with workload demands. Use Value: Supports 6.25 mV granularity and programmable slew rate to meet GPU voltage ramp specifications without external DAC or sequencer. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS628641ARQYR | 3.0 A, 2.5 MHz, I²C-programmable (0.3–1.5375 V), 25 µA IQ in DCM, 1.21 mm × 1.61 mm WCSP | Lower quiescent current and finer 12.5 mV steps; lacks programmable slew rate and VSEL hardware pin | Preferred when lowest standby power and tighter voltage resolution are critical; requires software-only mode control. |
| RTQ2132BGQW | 3.0 A, 2.2 MHz, I²C-programmable (0.5–1.5375 V), 40 µA IQ in PFM, 1.56 mm × 2.13 mm QFN | Larger QFN package; includes PMBus v1.3 support and telemetry registers not present in FAN53526UC128X | Selected when board space allows larger footprint and telemetry feedback (voltage/current/temp) is required for system monitoring. |
Compared with TPS628641ARQYR and RTQ2132BGQW, the FAN53526UC128X offers unique hardware VSEL pin control for dual-register voltage selection and eight-step programmable slew rate-critical for SoC-specific ramp compliance-while maintaining identical 3.0 A capability and WLCSP footprint for space-constrained designs.
Availability
FAN53526UC128X is available at Aetrix Electronics and suitable for mobile processor core power, LPDDR memory I/O regulation, and ultra-mobile PC SoC applications requiring stable component supply and long-term lifecycle support.
Supply support for FAN53526UC128X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and mobile markets.
The FAN53526UC128X belongs to onsemi's TinyBuck family of ultra-compact, digitally programmable DC-DC regulators-designed specifically for dynamic voltage scaling in advanced mobile and embedded SoC platforms.
FAQ
What is the default output voltage of the FAN53526UC128X at power-up?
The FAN53526UC128X powers up with a default output voltage of 1.20 V, as specified in Table 1 of the datasheet for this orderable part number. This value corresponds to the VSEL0 register setting and is maintained until reprogrammed via I²C or changed by toggling the VSEL pin state. The FAN53526UC128X retains register contents during EN pin LOW, ensuring consistent startup behavior across cycles.
Does the FAN53526UC128X support forced PWM mode, and how is it enabled?
Yes, the FAN53526UC128X supports forced PWM mode. It is enabled either by setting the MODE bits in Control Register 02h to '10' and holding VSEL HIGH, or by setting MODE to '01' and holding VSEL LOW-per the Mode of Operation table in the datasheet. This disables PFM operation, locking the regulator to 2.4 MHz switching regardless of load, which improves EMI predictability and simplifies filter design. The FAN53526UC128X maintains full 3.0 A output capability in this mode.
What is the I²C slave address of the FAN53526UC128X?
The I²C slave address of the FAN53526UC128X is 0xC0 (7-bit address 0x60), as confirmed in Table 12 of the datasheet. This address applies to all variants except FAN53526UC168X (0xC2). The FAN53526UC128X supports Standard (100 kHz), Fast (400 kHz), Fast Plus (1 MHz), and High-Speed (3.4 Mbps) I²C modes, with timing parameters fully characterized across all speeds.
How does the FAN53526UC128X handle output voltage transitions, and can slew rate be controlled?
The FAN53526UC128X supports programmable positive slew rate for voltage transitions using bits 6:4 in Control Register 02h, offering eight discrete settings from 0.5 mV/s to 64 mV/s. Negative transitions rely on load discharge. This feature prevents overshoot and ensures compliance with SoC voltage ramp specifications. The FAN53526UC128X implements seamless transitions between PFM and PWM modes during voltage changes, preserving regulation integrity.
What thermal protection features are integrated into the FAN53526UC128X?
The FAN53526UC128X includes thermal shutdown activation at 150 °C (typical) with 17 °C hysteresis, as specified in Table 8. When junction temperature exceeds this threshold, switching halts until temperature falls below 133 °C, then automatic restart occurs. This protection operates independently of EN pin state and register configuration. The FAN53526UC128X also features cycle-by-cycle current limiting and input over-voltage protection (6.2 V) to prevent thermal runaway under fault conditions.
FAN53526UC128X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 15-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- 1.2V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-WLCSP (2.02x1.31)
FAN53526UC128X FAQ
1.How can I place an order for FAN53526UC128X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53526UC128X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53526UC128X reliable?
The price and inventory of FAN53526UC128X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53526UC128X is usually 5 days.
3.What payment methods are accepted for FAN53526UC128X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53526UC128X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53526UC128X?
FAN53526UC128X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53526UC128X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53526UC128X?
For technical support, including FAN53526UC128X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53526UC128X requirements.
6.How does Aetrix verify that FAN53526UC128X is sourced from the original manufacturer or authorized distributors?
All FAN53526UC128X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53526UC128X meets industry standards.
7.What is the process for return or replacement of FAN53526UC128X?
All FAN53526UC128X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53526UC128X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53526UC128X part is unused and in its original packaging.
Return procedure for FAN53526UC128X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53526UC128X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
