My Inquiry
My Account
onsemi FAN53526UC168X
- Part No.:
- FAN53526UC168X
- Manufacturer:
- onsemi
- Package:
- 15-UFBGA, WLCSP
- Datasheet:
-
FAN53526UC168X.pdf
- Description:
- IC REG BUCK PROG 3A 15WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53526UC168X from onsemi is a digitally programmable 3.0 A synchronous step-down DC-DC regulator with I²C interface, 2.4 MHz fixed switching frequency, 2.5 V–5.5 V input range, and factory-default 1.125 V output voltage set via VSEL pins. It delivers high efficiency (>80%) across 10 mA–3.0 A load, supports PFM/PWM auto-mode transition, and targets core power delivery for mobile application processors.
For engineers reviewing the FAN53526UC168X datasheet, pinout, applications, or equivalent options, key selection criteria include its C2 I²C slave address, 15-bump WLCSP package, 6.25 mV programmable output resolution, slew-rate control, and thermal/overvoltage protection features verified in production-grade mobile power designs.
Technical Context
The FAN53526UC168X implements a proprietary non-linear fixed-frequency PWM modulator with synchronous rectification, enabling stable 2.4 MHz operation independent of input voltage and load current variations. Its architecture eliminates ESR dependency, allowing full use of low-ESR ceramic output capacitors.
It integrates dual-mode control logic: automatic PFM/PWM mode selection based on VSEL pin state and MODE register bits, plus software-enabling via BUCK_EN bits. The device supports dynamic voltage scaling (DVS) with eight programmable slew rates (0.5–64 mV/s) and hardware/software shutdown with output discharge capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3.0 A continuous - supports full-core operation of ARM/Tegra/OMAP processors without external current sharing. |
| Switching Frequency | 2.4 MHz nominal - enables compact 330 nH inductor and ≤47 µF total output capacitance, reducing board area by >40% vs. 500 kHz solutions. |
| I²C Slave Address | 0xC2 (hex) - unique address avoids bus conflict in multi-rail PMIC systems using other FAN53526 variants (e.g., C0, F3, F9). |
| Output Voltage Range | 0.600 V to 1.39375 V in 6.25 mV steps - provides precise DVS for CPU/GPU DVFS schemes with ±2.5% DC accuracy over load/temperature. |
| Quiescent Current | 50 µA typical in PFM mode - extends battery life in always-on subsystems (e.g., sensor hubs, modem standby) without sacrificing transient response. |
| Protection Features | UVLO (2.45 V), OVP (6.2 V), thermal shutdown (150 °C), and peak current limit (4.75 A) - ensures robust operation under brownout, surge, overload, and thermal stress conditions. |
| Package | 15-bump WLCSP, 1.310 mm × 2.015 mm, 0.4 mm pitch - matches ultra-thin mobile PCB stack-ups and enables direct die attach under display modules. |
Pinout & Package
Package: 15-bump Wafer-Level Chip Scale Package (WLCSP), Case 567QS, 1.310 mm × 2.015 mm, 0.4 mm ball pitch. Pin 1 marked with dot on top view; bottom-view balls aligned to standard WLCSP grid.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (A1, B1, C1) | Power Input | Accepts 2.5–5.5 V supply; requires local 4.7 µF X5R 0603 ceramic capacitor with minimal loop to PGND/AGND. |
| SW (A2, B2) | Switching Node | Connects directly to 330 nH inductor; high dV/dt node requiring tight layout and guard ring to minimize EMI. |
| VOUT (E3) | Regulated Output | Sense point for feedback; must connect to output capacitor bank (2×47 µF) with shortest possible trace to PGND. |
| PGND (A3, B3, C2) | Power Ground | Reference for low-side MOSFET and input/output capacitor return; separate from AGND to avoid noise coupling. |
| AGND (C3, E1) | Analog Ground | Reference for I²C, VSEL, EN, and internal regulation circuitry; must be isolated from high-current PGND paths. |
| EN (D2) | Enable Control | Active-high logic input; internal 250 kΩ pull-down ensures safe shutdown at power-up; retains register state in shutdown. |
| VSEL (D1) | Voltage Select | Selects between VSEL0 (1.125 V default) and VSEL1 registers; internal pull-down enables auto-PFM/PWM when LOW. |
| SCL (E2) | I²C Clock | Input-only clock line; supports up to 3.4 Mbps High-Speed Mode; tie to AGND if unused. |
| SDA (D3) | I²C Data | Open-drain bidirectional data line; requires external pull-up; tie to AGND if unused. |
Key Features
| Feature | Design Value |
|---|---|
| Digital DVS via I²C | Real-time 6.25 mV-step output reprogramming (0.600–1.39375 V) enables fine-grained CPU/GPU DVFS without external DAC or resistor networks. |
| Programmable Slew Rate | Eight discrete slew rates (0.5–64 mV/s) prevent system-level voltage overshoot during rapid core state transitions (e.g., C0→C1 exit). |
| Auto PFM/PWM Transition | Seamless mode switching maintains >80% efficiency from 10 mA to 3.0 A while preserving <±50 mV load transient deviation. |
| Output Discharge Control | Software-configurable 11 Ω internal pull-down discharges VOUT during shutdown, preventing back-powering of downstream logic. |
| Robust Protection Suite | Integrated UVLO, OVP, thermal shutdown (150 °C), and cycle-by-cycle current limiting eliminate need for external fault management circuitry. |
Applications
| Mobile Application Processor Core Power | LPDDR3/LPDDR4 Memory I/O Power |
|---|---|
Use Scenario: Powers ARM Cortex-A series, Tegra, OMAP, and Krait application processors in smartphones and tablets during active compute cycles. IC Role / Device Role / Timing Role: Primary core voltage regulator delivering dynamically scaled VDD_CPU with sub-100 ns load transient response. Use Value: Enables aggressive DVFS with 1.125 V default and 6.25 mV resolution, reducing SoC dynamic power by up to 22% versus fixed-output alternatives. | Use Scenario: Supplies I/O voltage (VDDQ) to LPDDR3/LPDDR4 memory subsystems in ultra-mobile PCs and gaming handhelds. IC Role / Device Role / Timing Role: Low-noise, fast-transient buck converter synchronized to memory controller timing for stable read/write margins. Use Value: 2.4 MHz switching minimizes output ripple (<16 mV p-p at 0–500 mA step) critical for DDR signal integrity and timing closure. |
| Ultra-Thin Tablet PMIC Sub-Rail | Gaming Device GPU Core Supply |
Use Scenario: Provides secondary regulated rail in space-constrained tablet PMIC designs where board thickness <0.8 mm limits inductor height. IC Role / Device Role / Timing Role: Compact WLCSP-based buck supplying auxiliary processor cores or ISP blocks with minimal footprint impact. Use Value: 1.31 mm × 2.02 mm WLCSP package reduces occupied area by 65% vs. QFN equivalents, enabling tighter component stacking. | Use Scenario: Delivers GPU core voltage in portable gaming devices requiring burst-mode performance and thermal resilience. IC Role / Device Role / Timing Role: High-current (3.0 A) regulator with thermal shutdown hysteresis (17 °C) sustaining sustained GPU loads without throttling. Use Value: 4.75 A peak current limit and 150 °C thermal cutoff protect against GPU thermal runaway during extended gameplay sessions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS6286418ARQYR | 2.5–5.5 V input, 3 A, 2.2 MHz, I²C address 0x60; no VSEL pin; fixed 1.8 V default; lower quiescent current (12 µA) | Lacks hardware VSEL select; requires full I²C initialization before first enable; optimized for always-on IoT sensors rather than mobile DVFS | Choose for ultra-low-IQ battery-critical apps where DVS flexibility is secondary to standby time. |
| RTQ2132BWGE | 2.5–5.5 V input, 3 A, 2.2 MHz, I²C address 0x40; includes PMBus v1.3; 0.3–1.5375 V range in 12.5 mV steps; higher UVLO (2.7 V) | Supports telemetry (VOUT, IOUT, temperature) and margining; larger 2.0 mm × 2.5 mm WLCSP; no dedicated output discharge | Choose when system-level monitoring, margin testing, or PMBus ecosystem integration is required over pure DVS agility. |
Compared with TPS6286418ARQYR and RTQ2132BWGE, the FAN53526UC168X uniquely combines hardware-selectable VSEL registers, C2 I²C address isolation, and 6.25 mV DVS resolution-making it optimal for mobile SoC power sequencing where boot-time voltage stability and bus arbitration are critical.
Availability
FAN53526UC168X is available at Aetrix Electronics and suitable for mobile application processor core power, LPDDR3/LPDDR4 memory I/O supply, and ultra-thin tablet PMIC sub-rail applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for FAN53526UC168X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN53526UC168X belongs to onsemi's TinyBuck family of ultra-compact, digitally programmable DC-DC regulators designed specifically for dynamic voltage scaling in space-constrained mobile and portable electronics.
FAQ
What is the I²C slave address of the FAN53526UC168X?
The FAN53526UC168X has a fixed hex I²C slave address of 0xC2, as confirmed in Table 12 of the official datasheet. This distinguishes it from other FAN53526 variants (e.g., UC89X = 0xC0, UC128X = 0xF3) and prevents address collision in multi-regulator systems. The address is hard-coded and not user-programmable.
What is the default output voltage of the FAN53526UC168X at power-up?
The FAN53526UC168X powers up with a default output voltage of 1.125 V, determined by the VSEL0 register value per Table 1 of the datasheet. This occurs when the VSEL pin is held LOW at startup; if VSEL is HIGH, it defaults to the VSEL1 register value (also 1.125 V for this part number).
Does the FAN53526UC168X support output voltage slew rate control?
Yes, the FAN53526UC168X supports programmable positive-voltage-transition slew rates via the SLEW bits (bits 6:4) in the CONTROL register (address 0x02). Eight discrete rates are available-from 0.5 mV/s to 64 mV/s-enabling controlled ramping during DVFS transitions to prevent system-level voltage overshoot.
What package type and dimensions does the FAN53526UC168X use?
The FAN53526UC168X uses a 15-bump Wafer-Level Chip Scale Package (WLCSP), case 567QS, measuring 1.310 mm × 2.015 mm with 0.4 mm ball pitch. Pin 1 is marked with a dot on the top surface, and the package is optimized for ultra-thin mobile PCB assemblies with strict height constraints.
How does the FAN53526UC168X handle light-load efficiency?
The FAN53526UC168X achieves high light-load efficiency using Pulse Frequency Modulation (PFM) mode, delivering 50 µA typical quiescent current at room temperature. It automatically transitions between PFM (for <~500 mA) and fixed-frequency PWM (for >~500 mA), maintaining >80% efficiency from 10 mA to 3.0 A without external mode control.
FAN53526UC168X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 15-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 1.394V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-WLCSP (2.02x1.31)
FAN53526UC168X FAQ
1.How can I place an order for FAN53526UC168X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53526UC168X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53526UC168X reliable?
The price and inventory of FAN53526UC168X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53526UC168X is usually 5 days.
3.What payment methods are accepted for FAN53526UC168X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53526UC168X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53526UC168X?
FAN53526UC168X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53526UC168X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53526UC168X?
For technical support, including FAN53526UC168X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53526UC168X requirements.
6.How does Aetrix verify that FAN53526UC168X is sourced from the original manufacturer or authorized distributors?
All FAN53526UC168X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53526UC168X meets industry standards.
7.What is the process for return or replacement of FAN53526UC168X?
All FAN53526UC168X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53526UC168X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53526UC168X part is unused and in its original packaging.
Return procedure for FAN53526UC168X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53526UC168X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
