My Inquiry
My Account
onsemi FAN53528DUC40X
- Part No.:
- FAN53528DUC40X
- Manufacturer:
- onsemi
- Package:
- 15-UFBGA, WLCSP
- Datasheet:
-
FAN53528DUC40X.pdf
- Description:
- IC REG BUCK PROG 3A 15WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,559
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53528DUC40X from onsemi is a digitally programmable 3.0 A synchronous buck regulator with I²C interface, fixed 2.4 MHz switching frequency, 0.35 V–1.14375 V output voltage range in 6.25 mV steps, and 2.5 V–5.5 V input range-designed for core voltage regulation in ARM-based application processors.
For engineers reviewing the FAN53528DUC40X datasheet, pinout, applications, or equivalent options, key selection criteria include its PFM/PWM auto-mode operation, 50 µA quiescent current in light-load PFM mode, 15-bump WLCSP package (1.310 mm × 2.015 mm), and support for high-speed I²C up to 3.4 Mbps.
Technical Context
The FAN53528DUC40X implements a proprietary non-linear fixed-frequency PWM modulator with synchronous rectification, enabling >80% efficiency across 10 mA–3.0 A load range while maintaining constant 2.4 MHz operation under varying VIN and load conditions. Its architecture eliminates ESR dependency, allowing stable regulation with low-ESR ceramic capacitors.
It integrates dual VSEL register banks (VSEL0 = 0.6 V, VSEL1 = 0.9 V default), hardware EN control with internal 250 kΩ pull-down, and programmable slew rate (0.5–64 mV/s) for controlled voltage transitions-enabling precise sequencing in multi-rail SoC power systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3.0 A continuous-supports full-core operation of ARM/Tegra/OMAP processors without thermal derating. |
| Switching Frequency | 2.4 MHz nominal-enables use of compact 330 nH inductors and reduces EMI filtering requirements. |
| Input Voltage Range | 2.5 V to 5.5 V-compatible with single-cell Li-ion, USB PD, and intermediate bus architectures. |
| Digital Output Programming | 0.35 V–1.14375 V in 6.25 mV steps via I²C-provides fine-grained core voltage tuning for dynamic voltage/frequency scaling (DVFS). |
| Quiescent Current | 50 µA typical in PFM mode-minimizes standby power in always-on subsystems like modem or sensor hubs. |
| Package | 15-bump WLCSP, 1.310 mm × 2.015 mm, 0.4 mm pitch-ultra-compact footprint for space-constrained mobile PCBs. |
| I²C Interface Speed | Up to 3.4 Mbps (High-Speed Mode)-enables rapid voltage reconfiguration during processor state transitions. |
Pinout & Package
Package: 15-bump Wafer-Level Chip Scale Package (WLCSP), 1.310 mm × 2.015 mm, 0.4 mm ball pitch, Case 567QS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (A1, B1, C1) | Power Input | Connects directly to input source (2.5–5.5 V); requires low-inductance path to CIN for stability. |
| SW (A2, B2) | Switching Node | Drives external inductor; high di/dt node requiring tight layout and minimal loop area. |
| PGND (A3, B3, C2) | Power Ground | Reference for low-side MOSFET and output capacitor return; must be tied to CIN/COUT ground planes with minimal impedance. |
| AGND (C3, E1) | Analog Ground | Reference for feedback, I²C, and control logic; isolated from PGND to prevent noise coupling into regulation loop. |
| VOUT (E3) | Output Sense | Direct connection to output capacitor; used for closed-loop regulation and PGOOD monitoring. |
| VSEL (D1) | Voltage Select Control | Selects between VSEL0 (0.6 V) or VSEL1 (0.9 V) register bank; internal 250 kΩ pull-down enables default Auto PFM mode at power-up. |
| EN (D2) | Enable Input | Active-high enable with internal pull-down; asserts shutdown (<1 µA IQ) when low; retains register state during disable. |
| SCL (E2) | I²C Clock Input | Accepts standard/fast/fast-plus/high-speed I²C clocks up to 3.4 MHz; open-drain compatible. |
| SDA (D3) | I²C Data Bidirectional | Open-drain I²C data line; supports ACK/NACK and repeated START for register reads/writes. |
Key Features
| Feature | Design Value |
|---|---|
| PFM/PWM Auto-Mode Transition | Seamless switch between high-efficiency PFM (50 µA IQ) at light loads and fixed-frequency PWM (2.4 MHz) at heavy loads-no external control required. |
| Programmable Slew Rate | Eight selectable rates (0.5–64 mV/s) via CONTROL register-prevents overshoot/undershoot during DVFS transitions and ensures safe SoC rail sequencing. |
| Under-Voltage Lockout (UVLO) | 2.45 V threshold with 350 mV hysteresis-guarantees clean startup and prevents brown-out operation during battery discharge. |
| Thermal Shutdown Protection | 150 °C activation with 17 °C hysteresis-protects die during sustained overload or poor heatsinking without latch-up. |
| Output Discharge Control | Software-configurable internal 11 Ω pull-down (via OUTPUT_DISCHARGE bit)-enables safe discharge of VOUT during shutdown for system-level power sequencing. |
Applications
| Mobile Application Processor Core Rail | LPDDR3/LPDDR4 Memory I/O Supply |
|---|---|
Use Scenario: Powering ARM Cortex-A series CPU cores in smartphones and tablets during dynamic workload changes. IC Role / Device Role / Timing Role: Primary core voltage regulator with real-time I²C reprogramming for DVFS, synchronized to processor clock domain. Use Value: Enables 3.0 A peak current delivery with ±20 mV load transient response at 0.4 V output-meeting ARM big.LITTLE voltage accuracy requirements. | Use Scenario: Supplying LPDDR3/LPDDR4 memory I/O rails requiring fast voltage transitions and low ripple. IC Role / Device Role / Timing Role: Digitally programmable I/O supply with configurable slew rate to match JEDEC timing specifications for memory training. Use Value: 6.25 mV output resolution and 0.5–64 mV/s slew control ensure compliance with LPDDR4 VDDQ ramp time and settling window. |
| Ultra-Mobile PC SoC Power Management | Gaming Device GPU Core Supply |
Use Scenario: Regulating core voltage for Intel Atom or Qualcomm Snapdragon SoCs in fanless ultra-mobile PCs. IC Role / Device Role / Timing Role: High-efficiency buck converter operating in PFM mode during idle and forced PWM during compute bursts. Use Value: 80%+ efficiency from 10 mA to 3.0 A load enables >12-hour battery life while supporting burst workloads without thermal throttling. | Use Scenario: Delivering stable core voltage to mobile GPU units (e.g., Mali-G76, Adreno 640) during graphics-intensive gaming sessions. IC Role / Device Role / Timing Role: Fast-transient buck regulator with 2.4 MHz switching to minimize output capacitance and board area. Use Value: ±13 mV line transient response at 1.125 V output ensures GPU voltage stability during rapid VIN fluctuations from shared battery sources. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally programmable buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62864DRLR | 2.5–5.5 V input, 4 A output, 2.0–4.0 MHz adjustable frequency, I²C interface, 1.21 mm × 1.61 mm DSBGA | Higher current rating and wider frequency range; lacks programmable slew rate and dual-VSEL register banks | Preferred when >3.0 A peak current or frequency optimization for EMI is required; not drop-in due to different register map and timing behavior |
| RTQ2132BWGE | 2.5–5.5 V input, 3 A output, 2.2 MHz fixed frequency, I²C interface, 1.31 mm × 2.01 mm WLCSP | Similar package size and current capability; no PFM mode-fixed PWM only; lower I²C max speed (1 MHz) | Selected for deterministic timing-critical applications where PFM-induced frequency variation is unacceptable; requires redesign of light-load power strategy |
Compared with TPS62864DRLR and RTQ2132BWGE, the FAN53528DUC40X uniquely combines 3.0 A capability, 2.4 MHz fixed frequency, programmable slew rate, and dual-VSEL register banks in a 1.31 mm × 2.01 mm WLCSP-making it optimal for ARM-based platforms requiring precise DVFS control and minimal board area.
Availability
FAN53528DUC40X is available at Aetrix Electronics and suitable for mobile processors, LPDDR memory supplies, and ultra-mobile PC power management requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for FAN53528DUC40X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN53528 product line targets high-density, low-voltage DC-DC conversion in portable electronics-specifically engineered to meet the stringent efficiency, size, and digital control demands of modern application processors and memory subsystems.
FAQ
What is the default output voltage of the FAN53528DUC40X at power-up?
The FAN53528DUC40X powers up with VSEL pin pulled low internally, selecting the VSEL0 register bank. Per the ordering table, FAN53528DUC40X has VSEL0 = 0.6 V and VSEL1 = 0.9 V. Therefore, its default output voltage is 0.6 V unless modified via I²C write to the VSEL0 register after startup. This value is stored in nonvolatile configuration and persists across EN toggles.
Does the FAN53528DUC40X support true hardware shutdown with zero output current?
Yes-the FAN53528DUC40X enters hardware shutdown when the EN pin is driven LOW, reducing supply current to ≤3.0 µA (typical 0.1 µA). In this state, the internal regulator is fully disabled, the SW node is high-impedance, and VOUT collapses. The I²C interface remains accessible as long as VIN exceeds UVLO (2.45 V), allowing register reads/writes without exiting shutdown.
How does the FAN53528DUC40X handle load transients at 0.4 V output?
The FAN53528DUC40X delivers ±20 mV load transient response for 10 mA ↔ 700 mA steps at 0.4 V output in Auto Mode (Figure 14), achieved through its proprietary non-linear PWM modulator and synchronous rectification. This performance is maintained across temperature (−40°C to +85°C) and input voltage (3.2 V–3.8 V), making it suitable for ARM core rails where tight voltage tolerance is mandatory during sudden compute bursts.
Can the FAN53528DUC40X operate without an external inductor?
No-the FAN53528DUC40X is a synchronous buck controller requiring an external inductor (recommended 330 nH or 470 nH) and output capacitors. It does not integrate power switches capable of standalone operation. Attempting operation without L1 will result in immediate failure due to uncontrolled current flow through the internal high-side MOSFET and thermal shutdown activation within microseconds.
What I²C slave address does the FAN53528DUC40X use?
The FAN53528DUC40X uses I²C slave address 0xA4 (7-bit address 0x52, with R/W bit appended), as specified in Table 12 for all DUCxx, EUCxx, and GUCxx variants. This differs from BUCxx parts (0xA0). The address is hardwired and not user-programmable; multiple FAN53528DUC40X devices on the same bus require address multiplexing via GPIO or external I²C switch.
FAN53528DUC40X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 15-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.35V
- Voltage - Output (Max):
- 1.14V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 15-WLCSP (2.02x1.31)
FAN53528DUC40X FAQ
1.How can I place an order for FAN53528DUC40X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53528DUC40X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53528DUC40X reliable?
The price and inventory of FAN53528DUC40X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53528DUC40X is usually 5 days.
3.What payment methods are accepted for FAN53528DUC40X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53528DUC40X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53528DUC40X?
FAN53528DUC40X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53528DUC40X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53528DUC40X?
For technical support, including FAN53528DUC40X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53528DUC40X requirements.
6.How does Aetrix verify that FAN53528DUC40X is sourced from the original manufacturer or authorized distributors?
All FAN53528DUC40X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53528DUC40X meets industry standards.
7.What is the process for return or replacement of FAN53528DUC40X?
All FAN53528DUC40X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53528DUC40X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53528DUC40X part is unused and in its original packaging.
Return procedure for FAN53528DUC40X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53528DUC40X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
