My Inquiry
My Account
onsemi FAN5354MPX
- Part No.:
- FAN5354MPX
- Manufacturer:
- onsemi
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
FAN5354MPX.pdf
- Description:
- IC REG BUCK ADJ 3A 12MLP
- Quantity:
- Payment:
- Shipping:
Inventory:2,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN5354MPX from Fairchild Semiconductor is a 3 MHz, 3 A synchronous buck regulator delivering adjustable 0.8–2.0 V output from 2.7–5.5 V input, featuring PFM/PWM mode switching, power-good signaling, and internal soft-start-designed for high-efficiency point-of-load conversion in DSP and communications cards.
For engineers reviewing the FAN5354MPX datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, thermal behavior, transient response data, MODE pin synchronization capability, and layout-critical package grounding details essential for stable 3 A DC-DC design.
Technical Context
The FAN5354MPX employs a proprietary non-linear fixed-frequency PWM modulator with seamless PFM-to-PWM transition (≤18 mV glitch), independent of output capacitor ESR-enabling ceramic capacitor use. Its 3 MHz nominal switching frequency reduces external inductor size to 470 nH and output capacitance to 10 µF.
It integrates dual MOSFETs (60 mΩ high-side, 40 mΩ low-side), cycle-by-cycle current limiting (5.5 A peak), thermal shutdown at 150°C (20°C hysteresis), and input OVP at 6.2 V. The MODE pin supports both forced PWM operation and external frequency synchronization (2.7–3.3 MHz square wave).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion, USB, and 3.3 V/5 V rail inputs without pre-regulation. |
| Output Voltage Range | 0.8 V to 2.0 V - set via external resistor divider; 0.8 V reference enables core voltage regulation for DSPs and FPGAs. |
| Max Output Current | 3 A continuous - delivers full rated load at >85% efficiency, with thermal protection preventing damage under sustained overload. |
| Switching Frequency | 3 MHz nominal (2.7–3.3 MHz) - enables compact 470 nH inductors and minimizes EMI above sensitive RF bands. |
| Quiescent Current | 270 µA typical in PFM mode - extends battery life in standby while maintaining fast wake-up transient response. |
| Power Good Output | Open-drain PGOOD - signals valid regulation status to system controller; asserts low during soft-start, fault, or undervoltage. |
| Soft-Start Time | 210–420 µs - ramps reference voltage to limit inrush current and prevent output overshoot into capacitive loads. |
Pinout & Package
Package: 12-lead 3 × 3.5 mm MLP (exposed thermal pad P1). Designed for high-current PCB routing and thermal dissipation via bottom-side ground plane connection through pins 3, 4, and P1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FB | Feedback Reference Input | Regulates output by holding at 0.8 V; connects to resistor divider between VOUT and GND. |
| 2 VOUT | Output Sense Node | Direct connection to output capacitor for accurate remote sensing; minimizes IR drop error. |
| 3, 4 PGND | Power Ground Return | Low-impedance return path for high di/dt switch currents; must be tied directly to CIN/COUT ground planes. |
| 5, 6 SW | Switching Node | Connects to inductor; carries full switching waveform; requires minimal loop area to reduce EMI. |
| 7, 8 PVIN | Power Input Supply | High-current VIN path; connect CIN as close as possible with short, wide traces to PGND pins. |
| 9 VCC | Bias Supply Input | IC internal circuitry supply; bypass with 4.7 µF X5R capacitor to P1 GND to reject PVIN noise. |
| 10 EN | Enable Control | Active-high logic input; drives IC into <1 µA shutdown when pulled low; must not float. |
| 11 PGOOD | Power-Good Indicator | Open-drain output; pulls low if VOUT deviates >±1.6%, during soft-start, or on fault detection. |
| 12 MODE | Mode Control / Sync Input | Logic 0 enables automatic PFM; logic 1 forces PWM; external square wave synchronizes fSW (2.7–3.3 MHz). |
| P1 (GND) | Thermal Pad / Analog Ground | Exposed bottom pad; must be soldered to solid ground plane for thermal conduction and signal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| PFM Mode with Minimum Frequency Limit | 26 kHz typical minimum PFM frequency avoids audible noise while sustaining >80% efficiency down to 2 mA load. |
| Load Transient Response | ±40 mV deviation for 0.1–1.5 A step (100 ns edge); best-in-class performance due to proprietary modulator architecture. |
| Synchronous Rectification | Integrated 60 mΩ P-MOS and 40 mΩ N-MOS eliminate external diode loss, enabling >85% full-load efficiency. |
| External Frequency Synchronization | MODE pin accepts 2.7–3.3 MHz square wave (30–70% duty) to align switching with system clock or reduce beat frequencies. |
| Robust Protection Suite | Includes UVLO (2.95 V rising threshold), OVP (6.2 V shutdown), thermal shutdown (150°C), and cycle-by-cycle current limit. |
Applications
| Set-Top Box Power | Hard Disk Drive Core Supply |
|---|---|
Use Scenario: Regulating 1.2 V core voltage for MPEG decoder SoC under dynamic video decoding load. IC Role / Device Role / Timing Role: Primary synchronous buck converter delivering 3 A peak current with <210 µs soft-start to meet boot timing requirements. Use Value: 3 MHz switching enables ultra-compact 470 nH inductor and 10 µF ceramic output cap, reducing board area by >40% vs. 500 kHz solutions. |
Use Scenario: Providing stable 1.8 V logic supply to HDD controller ASIC during rapid spin-up and seek operations. IC Role / Device Role / Timing Role: High-transient-response buck regulator handling 500 mA → 3 A load steps within 5 µs, minimizing voltage droop. Use Value: Seamless PFM/PWM transition ensures <±40 mV regulation window across idle-to-active transitions without manual mode control. |
| DSP Power Management | Communications Card Voltage Scaling |
Use Scenario: Generating adjustable 0.9–1.5 V supply for TI C6000 or ADI SHARC DSPs with dynamic voltage scaling. IC Role / Device Role / Timing Role: Programmable-output buck regulator using FB divider; PGOOD signals ready state to DSP power management unit. Use Value: 0.8 V reference accuracy (±1.6%) and 0.03%/A load regulation ensure precise voltage compliance across temperature and load. |
Use Scenario: Powering FPGA I/O banks and transceivers on PCIe or Ethernet communication cards with tight ripple limits. IC Role / Device Role / Timing Role: Low-noise, high-PSRR buck regulator operating in forced PWM mode (via MODE=HIGH) to suppress switching interference. Use Value: External sync capability allows alignment with PCIe REFCLK, eliminating subharmonic beat noise in high-speed serial links. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4420AGL-Z | 2.5 MHz fixed frequency, 2 A max output, integrated compensation, no PGOOD output. | Lacks power-good signaling and 3 A capability; suitable only for lower-current FPGA I/O rails. | Select when board space is constrained and PGOOD is not required; verify thermal margin at 2 A continuous load. |
| TPS62130ARGTR | 3 MHz, 3 A, but uses D-CAP2 control (no external compensation), 0.6 V reference, no MODE pin sync. | Superior light-load efficiency (22 µA IQ), but lacks external frequency synchronization and has different feedback topology. | Prefer for battery-powered systems needing ultra-low quiescent current; avoid where system clock alignment is mandatory. |
Compared with MPQ4420AGL-Z and TPS62130ARGTR, the FAN5354MPX uniquely combines 3 A capability, PGOOD signaling, external frequency sync, and best-in-class transient response-making it optimal for communications cards and DSPs requiring deterministic timing and robust fault reporting.
Availability
FAN5354MPX is available at Aetrix Electronics and suitable for set-top box power, hard disk drive core supply, and communications card voltage scaling requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for FAN5354MPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor (now part of ON Semiconductor) is a legacy analog and power IC manufacturer known for high-performance DC-DC regulators, motor drivers, and discrete power devices.
The FAN5354MPX belongs to Fairchild's high-frequency synchronous buck regulator product line, engineered specifically for space-constrained, high-transient applications in consumer and communications equipment where 3 MHz operation and PFM/PWM flexibility are critical.
FAQ
What is the recommended inductor value for FAN5354MPX in standard operation?
The FAN5354MPX is optimized for a 470 nH output inductor (e.g., Vishay IHLP1616ABER47M01), enabling 3 MHz operation with minimal external components. It remains stable with inductors up to 1.2 µH when paired with ≥30 µF output capacitance, though transient response degrades above 470 nH. Inductor saturation current must exceed 5.5 A peak to accommodate the device's current limit.
How does the MODE pin affect FAN5354MPX operation and what voltage levels define its logic states?
The MODE pin on the FAN5354MPX controls PFM/PWM mode selection and enables external synchronization. A logic LOW (<0.4 V) enables automatic PFM at light loads; a logic HIGH (>1.05 V) forces continuous PWM. When driven with a 2.7–3.3 MHz square wave, the FAN5354MPX synchronizes its switching frequency to that signal-disabling PFM mode during sync operation.
What is the function of the PGOOD pin on FAN5354MPX and under what conditions does it assert low?
The PGOOD pin on the FAN5354MPX is an open-drain output indicating valid regulation. It remains high-impedance when VOUT is within ±1.6% of target and the device is not in soft-start or shutdown. It pulls low during soft-start, when EN is low, after eight consecutive current-limit cycles, or if VOUT falls out of regulation-providing reliable system-level power sequencing and fault detection for the FAN5354MPX.
Can FAN5354MPX operate with input voltages below 2.7 V or above 5.5 V?
No-the FAN5354MPX is specified for 2.7 V to 5.5 V input operation per Recommended Operating Conditions. Absolute maximum ratings allow up to 6.5 V during switching (7.0 V non-switching), but operation outside 2.7–5.5 V violates datasheet specifications and risks UVLO activation (2.95 V rising threshold) or OVP shutdown (6.2 V). Sustained operation beyond 5.5 V may cause premature failure.
What thermal considerations apply to FAN5354MPX layout and how is junction temperature managed?
The FAN5354MPX features a 12-lead MLP package with exposed thermal pad P1. To maintain TJ ≤ 125°C, the pad must be soldered to a multi-layer PCB ground plane with ≥4 thermal vias. Junction-to-ambient thermal resistance (θJA) is 46°C/W on a 4-layer JEDEC board. Thermal shutdown activates at 150°C with 20°C hysteresis, and cooling is enhanced by extending PGND/AGND planes through pins 3, 4, and P1-critical for sustained 3 A operation of the FAN5354MPX.
FAN5354MPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 2V
- Current - Output:
- 3A
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-MLP (3.5x3)
FAN5354MPX FAQ
1.How can I place an order for FAN5354MPX through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN5354MPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN5354MPX reliable?
The price and inventory of FAN5354MPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN5354MPX is usually 5 days.
3.What payment methods are accepted for FAN5354MPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN5354MPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN5354MPX?
FAN5354MPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN5354MPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN5354MPX?
For technical support, including FAN5354MPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN5354MPX requirements.
6.How does Aetrix verify that FAN5354MPX is sourced from the original manufacturer or authorized distributors?
All FAN5354MPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN5354MPX meets industry standards.
7.What is the process for return or replacement of FAN5354MPX?
All FAN5354MPX units undergo pre-shipment inspection (PSI). If there is an issue with FAN5354MPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN5354MPX part is unused and in its original packaging.
Return procedure for FAN5354MPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN5354MPX Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
