My Inquiry
My Account
onsemi FAN53555BUC05X
- Part No.:
- FAN53555BUC05X
- Manufacturer:
- onsemi
- Package:
- 20-UFBGA, WLCSP
- Datasheet:
-
FAN53555BUC05X.pdf
- Description:
- IC REG BUCK PROG 5A 20WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN53555BUC05X from onsemi is a digitally programmable 5 A synchronous step-down DC-DC regulator with I²C interface, fixed 2.4 MHz switching frequency, 2.5–5.5 V input range, and 0.6–1.23 V output voltage programmable in 10 mV steps - designed for core power delivery in mobile application processors requiring high transient response and compact footprint.
For engineers reviewing the FAN53555BUC05X datasheet, pinout, applications, or equivalent options, key selection criteria include its 6.5 A pulse current capability (05 option), PFM/PWM auto-mode transition, 60 µA quiescent current in light-load PFM mode, and WLCSP-20 package compatibility with high-density mobile PCB layouts.
Technical Context
The FAN53555BUC05X implements a proprietary non-linear fixed-frequency PWM modulator with synchronous rectification, enabling fast load transient response independent of output capacitor ESR. Its control architecture maintains constant 2.4 MHz operation across input voltages (2.5–5.5 V) and load currents (0–5 A), while automatically transitioning to single-pulse PFM below ~100 mA to sustain >80% efficiency at light loads.
It integrates an I²C-compatible interface supporting up to 3.4 Mbps (High-Speed Mode), allowing real-time reprogramming of output voltage, slew rate (8 selectable rates from 0.5 to 64 mV/µs), PFM enable/disable, and BUCK_EN control. The device includes hardware-enforced protections: input UVLO (2.45 V threshold), OVP (6.15 V shutdown), thermal shutdown (150 °C), and peak current limiting (10.0 A typical for 05 option).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 5 A continuous; supports 6.5 A pulse (50 ms) - enables short-term CPU burst power without external boost stages. |
| Switching Frequency | 2.4 MHz nominal (2.05–2.75 MHz range) - allows use of ultra-small 330 nH inductors and low-ESR ceramic capacitors. |
| I²C Interface Speed | Up to 3.4 Mbps (High-Speed Mode) - enables rapid dynamic voltage scaling (DVS) during processor DVFS transitions. |
| Quiescent Current | 60 µA typical in PFM mode - minimizes battery drain during system idle/sleep states. |
| Output Voltage Range | 0.6 V to 1.23 V in 10 mV steps - matches core voltage requirements of Arm®/Krait/OMAP processors. |
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion (3.0–4.2 V), USB PD (5 V), and backup LDO rails. |
| Package | 20-bump WLCSP, 1.6 × 2.0 mm - provides minimal board area occupancy for space-constrained mobile designs. |
Pinout & Package
Package: 20-bump Wafer-Level Chip Scale Package (WLCSP), 1.6 mm × 2.0 mm, 0.4 mm pitch, bottom-side solder bumps.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | VSEL | Voltage select input: LOW selects VSEL0 register value; HIGH selects VSEL1 - enables dual-voltage configuration without I²C writes. |
| A2 | EN | Hardware enable: LOW forces shutdown (ISD < 5 µA); registers retained (non-resetting behavior per 05 option). |
| A3 | SCL | I²C clock input - supports Standard/Fast/Fast Plus/High-Speed modes up to 3.4 MHz. |
| A4 | VOUT | Output voltage sense node - must be connected directly to COUT for accurate regulation. |
| B1 | SDA | I²C bidirectional data line - open-drain, requires external pull-up. |
| B2, B3, C1–C4 | GND | Power ground return for low-side MOSFET and input/output capacitors - critical for minimizing ground bounce. |
| B4 | AGND | Analog ground reference for internal circuitry - must be isolated from noisy digital/power GND paths. |
| D1, D2, E1, E2 | VIN | Main input power supply (2.5–5.5 V) - connects to CIN with minimal loop area to reduce EMI. |
| D3, D4, E3, E4 | SW | Switching node - connects to inductor; high dV/dt path requiring tight layout and guard ring. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally programmable output | 0.6–1.23 V in precise 10 mV steps via I²C or VSEL pin - enables fine-grained core voltage tuning for process/voltage/temp (PVT) compensation. |
| Programmable slew rate | 8 discrete rates (0.5–64 mV/µs) controlled by SLEW bits - prevents overshoot/undershoot during DVS transitions and reduces EMI. |
| Auto PFM/PWM mode switching | Seamless transition at ~100 mA load - sustains >80% efficiency from 10 mA to 5 A without manual mode control. |
| Integrated protection suite | UVLO (2.45 V), OVP (6.15 V), thermal shutdown (150 °C), and peak current limit (10 A typical) - eliminates need for external fault management circuitry. |
| Internal soft-start | 300 µs typical ramp time (to 1.2 V) - prevents inrush current and output overshoot during power-up into pre-biased loads. |
Applications
| Smartphone Application Processor Core Power | Tablet SoC Dynamic Voltage Scaling |
|---|---|
Use Scenario: Powers Arm® Cortex-A series CPU cores in flagship smartphones during burst workloads (e.g., camera processing, gaming). IC Role / Device Role / Timing Role: Primary core voltage regulator delivering 0.9–1.2 V at up to 5 A, dynamically scaled via I²C in <100 µs. Use Value: 6.5 A pulse current headroom handles CPU turbo modes; 2.4 MHz switching enables <1 mm² total solution size including inductor and caps. |
Use Scenario: Supplies GPU and NPU voltage domains in Android/iOS tablets during AI inference or video decode. IC Role / Device Role / Timing Role: Digitally programmable buck converter synchronized to SoC DVFS commands over I²C bus. Use Value: Programmable 10 mV output steps match SoC VID tables; PFM mode extends battery life during UI idle periods. |
| Ultra-Mobile PC Memory Subsystem | Gaming Handheld System-on-Chip |
Use Scenario: Provides LPDDR4/LPDDR5 I/O and core voltage (0.6–0.8 V) in fanless UMPCs with thermal constraints. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator with low quiescent current and fast transient response. Use Value: 60 µA PFM quiescent current minimizes standby drain; 40 mV load transient deviation (0.1→1.5 A) ensures memory timing margin. |
Use Scenario: Delivers configurable core voltage to custom ASICs in portable gaming devices (e.g., Steam Deck-class). IC Role / Device Role / Timing Role: Synchronous buck regulator with hardware EN and VSEL for boot-time voltage selection and runtime I²C updates. Use Value: WLCSP-20 package fits under narrow PCB edges; backside lamination (per BUC suffix) improves thermal conduction to heatsink. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally programmable buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62864B0RQYR | 4 A max, 2.5 MHz, I²C interface, 0.3–1.5 V output (12.5 mV steps), 2.7–5.5 V input | Lacks 6.5 A pulse rating; lower max current limits sustained CPU burst performance | Select when 4 A continuous suffices and TI ecosystem integration is preferred |
| RTQ2132BGQW | 5 A max, 2 MHz, I²C interface, 0.5–1.52 V output (10 mV steps), 2.5–5.5 V input, QFN-16 | QFN-16 package (3×3 mm) vs. WLCSP-20 (1.6×2.0 mm); no pulse current spec published | Select when larger footprint is acceptable and leaded package simplifies assembly/test |
Compared with TPS62864B0RQYR and RTQ2132BGQW, the FAN53555BUC05X uniquely combines 5 A continuous + 6.5 A pulse capability in a 1.6×2.0 mm WLCSP, making it optimal for space- and burst-power-constrained mobile SoC core rails where thermal density and transient headroom are critical.
Availability
FAN53555BUC05X is available at Aetrix Electronics and suitable for smartphone application processor core power, tablet SoC dynamic voltage scaling, and ultra-mobile PC memory subsystems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for FAN53555BUC05X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Nasdaq: ON) is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FAN53555BUC05X belongs to onsemi's TinyBuck® family of ultra-compact, high-current DC-DC regulators - engineered specifically for core power delivery in battery-powered mobile and wearable devices demanding minimal footprint and dynamic voltage agility.
FAQ
What is the maximum pulse current capability of the FAN53555BUC05X?
The FAN53555BUC05X supports a maximum pulse current of 6.5 A for durations up to 50 ms, as specified in Table 1 of the datasheet for the "05" option. This capability is enabled by its higher peak current limit (10.0 A typical) and robust thermal design, allowing it to handle CPU/GPU burst loads without requiring external current boosting. This pulse rating is exclusive to the 05 variant and not shared across other FAN53555 options.
Does the FAN53555BUC05X retain register settings during hardware shutdown?
Yes, the FAN53555BUC05X retains all I²C register values when the EN pin is driven LOW, as confirmed in Table 1 and the Enable and Soft-Start section of the datasheet. This non-resetting behavior (noted for "05" option) allows the device to resume operation at its last-programmed voltage and mode upon re-enablement, eliminating the need for host firmware to reconfigure registers after each sleep/wake cycle.
What output voltage range and resolution does the FAN53555BUC05X support?
The FAN53555BUC05X supports an output voltage range of 0.6 V to 1.23 V in precise 10 mV increments, as defined by Equation 2 in the datasheet for "00/01/03/05/08/18" options. This resolution enables accurate matching to processor VID tables and fine-grained dynamic voltage scaling - for example, setting 0.91 V using NSEL = 0b011111 (31 decimal). Voltage is set either via I²C registers or the VSEL pin.
How does the FAN53555BUC05X manage efficiency across load conditions?
The FAN53555BUC05X uses automatic PFM/PWM mode switching: it operates in high-efficiency single-pulse PFM mode below ~100 mA (achieving 60 µA quiescent current), then seamlessly transitions to fixed 2.4 MHz PWM above that threshold. This architecture sustains >80% efficiency from 10 mA to 5 A, as verified in Figure 7 and 8 of the datasheet - eliminating efficiency cliffs common in forced-PWM-only regulators.
What package type and dimensions does the FAN53555BUC05X use?
The FAN53555BUC05X uses a 20-bump Wafer-Level Chip Scale Package (WLCSP) measuring 1.6 mm × 2.0 mm with 0.4 mm bump pitch. Per Table 1 footnote, the "BUC" suffix indicates backside lamination - a construction enhancement improving thermal conduction from die to PCB, critical for sustained 5 A operation in thermally constrained mobile designs.
FAN53555BUC05X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- TinyBuck®
- Package/Case:
- 20-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 1.23V
- Current - Output:
- 5A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WLCSP (1.96x1.56)
FAN53555BUC05X FAQ
1.How can I place an order for FAN53555BUC05X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN53555BUC05X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN53555BUC05X reliable?
The price and inventory of FAN53555BUC05X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN53555BUC05X is usually 5 days.
3.What payment methods are accepted for FAN53555BUC05X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN53555BUC05X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN53555BUC05X?
FAN53555BUC05X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN53555BUC05X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN53555BUC05X?
For technical support, including FAN53555BUC05X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN53555BUC05X requirements.
6.How does Aetrix verify that FAN53555BUC05X is sourced from the original manufacturer or authorized distributors?
All FAN53555BUC05X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN53555BUC05X meets industry standards.
7.What is the process for return or replacement of FAN53555BUC05X?
All FAN53555BUC05X units undergo pre-shipment inspection (PSI). If there is an issue with FAN53555BUC05X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN53555BUC05X part is unused and in its original packaging.
Return procedure for FAN53555BUC05X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN53555BUC05X Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
