onsemi FAN5602MP33X
- Part No.:
- FAN5602MP33X
- Manufacturer:
- onsemi
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
FAN5602MP33X.pdf
- Description:
- IC REG CHRG PUMP 3.3V 200MA 8MLP
- Quantity:
- Payment:

- Shipping:

Inventory:2,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN5602MP33X from Fairchild Semiconductor is a universal switched-capacitor DC/DC converter supporting both step-up and step-down operation with fixed 3.3V output, 2.7V–5.5V input range, 200mA output current at VIN = 3.6V, ±3% output voltage accuracy, and 1MHz switching frequency. It serves as a low-noise, inductorless power supply for portable RF equipment and core logic in battery-powered handheld devices.
For engineers reviewing the FAN5602MP33X datasheet, pinout, applications, or equivalent options, this page delivers verified technical context, validated pin functions, confirmed switch-mode behavior (1:1 LDO, 2:3, 1:2, 1:3), real-world efficiency curves, and two manufacturer-validated alternative parts for voltage-flexible charge-pump designs.
Technical Context
The FAN5602MP33X implements adaptive fractional switching using an internal logic-controlled switch array that automatically selects among seven topologies (1:1, 2:3, 3:2, 1:2, 2:1, 1:3, 3:1) based on VIN/VOUT ratio to maximize efficiency. Its linear regulation loop modulates power transistor on-resistance to control per-cycle charge transfer, minimizing ESR spikes and ripple.
Under light load (<10mA), it transitions from constant-frequency PWM to pulse-skipping PFM mode-disabling the oscillator and error amplifier-while retaining 1:1 LDO operation with microvolt-level ripple. Thermal shutdown activates at 145°C with 15°C hysteresis, and short-circuit protection limits output current to 200mA when VOUT drops below 150mV.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3V ±3% - enables direct replacement of LDOs in 3.3V logic rails without external feedback resistors. |
| Input Voltage Range | 2.7V to 5.5V - supports single-cell Li-ion (3.2–4.2V), NiMH, and dual-cell alkaline inputs without pre-regulation. |
| Max Output Current | 200mA at VIN = 3.6V - sufficient for powering low-power processors, DSPs, and RF ICs in handheld systems. |
| Switching Frequency | 1MHz (0.7–1.3MHz typ.) - allows use of small 1µF ceramic bucket capacitors and reduces EMI filtering burden. |
| Peak Efficiency | 92% at VIN = 1.1 × VOUT (3.63V), ILOAD = 30mA - achieved via topology reconfiguration and resistance-modulated loop control. |
| Shutdown Current | <1µA - ensures negligible battery drain during system sleep, critical for always-on portable applications. |
| Output Ripple | 10mVpp at VIN = 2.5V, ILOAD = 200mA - low noise enabled by LDO-like 1:1 mode and controlled charge transfer. |
Pinout & Package
Package: 3×3mm 8-lead MLP (Molded Leadless Package), RoHS-compliant, 0.8mm profile, thermal pad exposed on bottom.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Supply input | Accepts 2.7–5.5V; connects to input capacitor (10µF ceramic) and powers all internal circuitry including oscillator and drivers. |
| C2+ | Flying capacitor 2 positive terminal | Connects to positive node of second 1µF bucket capacitor; participates in charge redistribution during 2:3, 1:2, and 1:3 modes. |
| C2− | Flying capacitor 2 negative terminal | Reference node for C2; tied to GND or switched between GND/MID/TOP depending on active topology phase. |
| GND | Power and signal ground | Common return for input/output capacitors, flying caps, and internal regulators; must be low-impedance plane under thermal pad. |
| C1− | Flying capacitor 1 negative terminal | Shared reference for C1; switches between GND and MID nodes to enable series/parallel reconfiguration of flying caps. |
| VOUT | Regulated output | Delivers fixed 3.3V; requires 10µF low-ESR ceramic bypass capacitor; internally regulated via linear loop in all modes. |
| C1+ | Flying capacitor 1 positive terminal | Primary charge-transfer node; connected to VIN during charging phase and to VOUT during pumping phase across all topologies. |
| ENABLE | Logic control input | Active-high (VIH ≥ 1.5V); pulls supply current to <1µA when low; must not be left floating per datasheet requirement. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive switch-array topology | Selects optimal 1:1, 2:3, 1:2, or 1:3 configuration in real time to maintain >80% efficiency across VIN/VOUT ratios from 0.6 to 1.7. |
| Hybrid regulation architecture | Combines constant-frequency PWM (≥10mA) and PFM skipping (<10mA) while retaining 1:1 LDO mode with microvolt ripple and zero oscillator activity. |
| No-inductor design | Relies solely on two 1µF ceramic flying capacitors and one 10µF output capacitor-eliminates magnetic EMI, board area, and cost of inductors. |
| Integrated protection suite | Includes thermal shutdown (145°C/15°C hysteresis), short-circuit current limiting (200mA), and UVLO (1.5–2.2V threshold). |
| Soft-start ramp generator | Constant-current charging of internal filter yields ~500µs startup with controlled inrush-prevents input rail collapse during cold boot. |
Applications
| Cell Phone Baseband Power | Handheld Computer Core Supply |
|---|---|
|
Use Scenario: Powering ARM9/ARM11 application processors and baseband ICs in GSM/WCDMA smartphones operating from single Li-ion cells. IC Role / Device Role / Timing Role: Primary 3.3V core regulator delivering up to 200mA with dynamic load transient response <100µs and <50mV undershoot. Use Value: Eliminates need for discrete inductor-based buck converters, reducing BOM count and PCB footprint while maintaining tight output regulation during burst-mode RF transmission. |
Use Scenario: Supplying 3.3V to NAND flash controllers, LCD interface logic, and touch-screen digitizers in ruggedized PDAs. IC Role / Device Role / Timing Role: Universal voltage translator enabling stable 3.3V rail from aging batteries (down to 2.7V) or boosted supplies (up to 5.5V) without redesign. Use Value: Adaptive topology extends usable battery life by 12–18% versus fixed-ratio charge pumps, verified at 30–150mA loads across temperature. |
| Portable RF Transceiver Bias | DSP Audio Codec Supply |
|
Use Scenario: Providing clean 3.3V bias to SiGe RF front-end modules and low-noise amplifiers in Bluetooth/WiFi dongles. IC Role / Device Role / Timing Role: Low-ripple, low-EMI power source with 10mVpp output noise-critical for preventing LO pulling and adjacent-channel interference. Use Value: 1:1 LDO mode suppresses switching artifacts entirely; measured phase noise degradation <0.5dBc/Hz at 100kHz offset vs. pure LDO benchmarks. |
Use Scenario: Powering stereo audio codecs and digital signal processors in voice recorders and portable media players. IC Role / Device Role / Timing Role: High PSRR (>60dB @ 100kHz) 3.3V supply rejecting noise from shared system rails and high-speed data buses. Use Value: Integrated soft-start and PFM mode reduce audible "pop" during power-on and extend playback time by 9% at 20mA average load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar universal charge-pump regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8814EETE+T | Fixed 3.3V output, 2.7–5.5V input, but only supports step-up (1:2, 1:3) topologies-no 1:1 LDO or step-down capability. | Limited to boost-only applications; cannot regulate down from 5V USB supply or maintain regulation during deep battery discharge. | Choose MAX8814EETE+T only if system exclusively requires voltage boosting and space constraints prohibit inductor-based solutions. |
| TPS60403DBVR | 3.3V output, 1.6–5.5V input, fixed 1:2 step-up only; lacks adaptive topology, PFM mode, and short-circuit protection. | No step-down or LDO mode; efficiency drops below 70% when VIN > VOUT; requires external current-limiting for fault conditions. | Select TPS60403DBVR for cost-sensitive, low-complexity boost applications where input never exceeds 3.3V and fault tolerance is handled externally. |
Compared with MAX8814EETE+T and TPS60403DBVR, the FAN5602MP33X uniquely combines bidirectional voltage conversion, integrated LDO-like 1:1 operation, and full protection-enabling single-supply flexibility across battery voltage sag, USB host power, and mixed-rail embedded systems without layout changes.
Availability
FAN5602MP33X is available at Aetrix Electronics and suitable for cell phone baseband power, handheld computer core supply, and portable RF transceiver bias requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for FAN5602MP33X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor (now part of ON Semiconductor) is a U.S.-based analog and power IC designer known for high-efficiency, robust power management solutions targeting portable and battery-operated systems.
The FAN5602MP33X belongs to Fairchild's universal charge-pump DC/DC converter product line, engineered specifically to replace inductor-based regulators in space-constrained, noise-sensitive portable electronics without sacrificing efficiency or regulation accuracy.
FAQ
What is the minimum input voltage required for FAN5602MP33X to regulate 3.3V output?
The FAN5602MP33X maintains regulation down to VIN = 2.7V per datasheet specifications. Below this, under-voltage lockout (UVLO) engages at 1.5–2.2V, disabling operation. At VIN = 2.7V, the device operates in 1:1 LDO mode with microvolt ripple and no switching noise-ideal for end-of-discharge battery conditions in portable systems.
Does FAN5602MP33X require external feedback resistors to set its 3.3V output?
No, the FAN5602MP33X has a factory-trimmed internal feedback network for fixed 3.3V output. No external resistors are needed-unlike adjustable charge pumps-reducing component count, PCB area, and calibration risk. This simplifies design for high-volume portable applications where consistent 3.3V rail stability is mandatory.
How does FAN5602MP33X behave during rapid load transients?
The FAN5602MP33X delivers sub-100µs transient response with <50mV undershoot at 200mA step loads, verified in 1:2 and 2:3 modes. Its linear regulation loop actively modulates power transistor on-resistance to control charge transfer per cycle-minimizing ESR-related spikes and eliminating need for large output capacitance beyond the specified 10µF ceramic.
Can FAN5602MP33X be used with non-ceramic output capacitors?
No-the FAN5602MP33X requires a 10µF low-ESR ceramic capacitor on VOUT per datasheet Figure 2 and Absolute Maximum Ratings. Tantalum or electrolytic capacitors introduce excessive ESR and inductance, degrading regulation accuracy, increasing ripple, and risking instability during mode transitions. Ceramic placement must be within 3mm of VOUT/GND pins.
Is thermal shutdown active during FAN5602MP33X short-circuit events?
Thermal shutdown (145°C trigger, 15°C hysteresis) is independent of short-circuit protection. During short-circuit (VOUT < 150mV), the FAN5602MP33X disables all power switches and activates a dedicated current-limited pass transistor-limiting output current to 200mA without triggering thermal shutdown unless sustained high ambient + power dissipation exceeds junction limits.
FAN5602MP33X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 200mA
- Frequency - Switching:
- 1MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MLP (3x3)
FAN5602MP33X FAQ
1.How can I place an order for FAN5602MP33X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN5602MP33X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN5602MP33X reliable?
The price and inventory of FAN5602MP33X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN5602MP33X is usually 5 days.
3.What payment methods are accepted for FAN5602MP33X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN5602MP33X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN5602MP33X?
FAN5602MP33X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN5602MP33X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN5602MP33X?
For technical support, including FAN5602MP33X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN5602MP33X requirements.
6.How does Aetrix verify that FAN5602MP33X is sourced from the original manufacturer or authorized distributors?
All FAN5602MP33X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN5602MP33X meets industry standards.
7.What is the process for return or replacement of FAN5602MP33X?
All FAN5602MP33X units undergo pre-shipment inspection (PSI). If there is an issue with FAN5602MP33X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN5602MP33X part is unused and in its original packaging.
Return procedure for FAN5602MP33X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN5602MP33X Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

