onsemi FAN5904BUC01X
- Part No.:
- FAN5904BUC01X
- Manufacturer:
- onsemi
- Category:
- Special Purpose Regulators
- Package:
- 16-UFBGA, WLCSP
- Datasheet:
-
FAN5904BUC01X.pdf
- Description:
- IC REG CONV 3G 1OUT 16WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,530
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN5904BUC01X from ON Semiconductor is a multi-mode synchronous buck converter optimized for dynamic supply bias of RF power amplifiers in GSM/EDGE, 3G/3.5G, and 4G mobile handsets. It delivers up to 2.3 A in High-Power PWM Mode (3 MHz), supports 0.40–3.50 V dynamically adjustable output via analog VCON control, integrates a 35 mΩ bypass FET, and uses a single 470 nH inductor in a 1.71 mm × 1.71 mm WLCSP package.
For engineers reviewing the FAN5904BUC01X datasheet, pinout, applications, or equivalent options, this device is selected for fast transient response (<10 µs step settling), high-efficiency PFM operation across full VOUT range, and seamless transition between PWM, Auto, and Bypass modes in polar PA biasing systems.
Technical Context
The FAN5904BUC01X implements current-mode control with dual switching architectures: 3 MHz fixed-frequency PWM in High-Power Mode (MODE = 0) and 6 MHz PWM + PFM in Low-Power Auto Mode (MODE = 1). Its analog VCON input (0.16–1.40 V) linearly scales VOUT with 2.5× gain, enabling precise PA envelope tracking. The integrated 35 mΩ bypass FET activates automatically when VIN − VPMOS − VOUT exceeds 295–385 mV (HP mode) or 140–240 mV (LP mode), supporting up to 3.0 A load current with minimal dropout.
It features separate current limits per mode (2.7–3.9 A for HP, 1.35–1.95 A for LP), programmable MODE/SYNC/BPEN logic inputs, and dedicated AGND/PGND separation for RF noise suppression. Startup time is 50–60 µs, and output regulation maintains ±25 mV load regulation over 20 mA–2 A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - Supports Li-ion battery voltage swing without external LDO pre-regulation. |
| Output Voltage Range | 0.40 V to 3.50 V - Dynamically set by analog VCON (0.16–1.40 V); enables PA efficiency optimization across modulation schemes. |
| Max Output Current | 2.3 A (HP PWM Mode), 1.2 A (LP Auto Mode), 3.0 A (Bypass Mode) - Matches peak PA current demands in GSM burst and 4G LTE envelope scenarios. |
| Switching Frequency | 3 MHz (HP Mode), 6 MHz (LP Mode) - Reduces EMI spurs and allows smaller passive components vs. sub-MHz converters. |
| VCON Control Gain | 2.5× - Enables direct mapping from DAC output to VOUT; ±50 mV accuracy ensures tight PA bias precision. |
| Bypass FET RDS(ON) | 35 mΩ - Minimizes conduction loss during high-current bypass, critical for VSWR-tolerant PA operation. |
| Step Response Time | <10 µs (rise/fall) - Meets GSM inter-slot settling requirements and supports fast envelope tracking in polar modulation. |
| Package | 1.71 mm × 1.71 mm, 16-bump, 0.4 mm pitch WLCSP - Ultra-compact footprint for space-constrained mobile RF front-end layouts. |
Pinout & Package
1.71 mm × 1.71 mm, 16-bump, 0.4 mm pitch Wafer-Level Chip-Scale Package (WLCSP) with bumps face down in top-through view.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AVIN | Analog supply input | Provides clean bias for internal analog circuitry; must be decoupled separately from PVIN. |
| PVIN | Main power input | Connects to battery or main rail; supplies internal PMOS/NMOS switches and bypass FET. |
| SW | Switching node | Drives external 470 nH inductor; high dv/dt node requiring tight layout and ground shielding. |
| FB / FB_SNS | Feedback sense | Resistive divider connection point for output voltage regulation; FB_SNS provides remote sensing capability. |
| VCON | Analog control input | 0.16–1.40 V input sets VOUT = 2.5 × VCON; requires low-noise routing and guard traces. |
| MODE | Power mode select | Logic HIGH selects 6 MHz Low-Power Auto Mode; LOW selects 3 MHz High-Power PWM Mode. |
| BPEN | Bypass enable | Logic HIGH forces bypass activation; LOW enables auto-bypass based on voltage thresholds. |
| SYNC | Clock synchronization | Accepts external 2.4–7.2 MHz clock; HIGH disables PFM, enforcing PWM-only operation. |
| EN | Enable control | Active-HIGH digital enable; <1 µA shutdown current when pulled LOW. |
| AGND / PGND | Analog & power ground | Separate ground pins minimize noise coupling; must be connected with low-inductance PCB trace. |
Key Features
| Feature | Design Value |
|---|---|
| Multi-mode operation (PWM/PFM/Bypass) | Enables optimal efficiency across full load range: >95% at 250 mA (LP), >92% at 1.6 A (HP), and near-lossless conduction in Bypass. |
| Dynamic VOUT control via VCON | 2.5× linear gain with ±50 mV accuracy allows precise PA bias tuning for power-added efficiency (PAE) maximization. |
| Ultra-fast 10 µs step response | Meets GSM Tx inter-slot timing constraints and supports real-time envelope tracking in polar transmitters. |
| Integrated 35 mΩ bypass FET | Eliminates need for external discrete FET; enables 3.0 A load current with <70 mV dropout under 2 A load. |
| Single 470 nH inductor support | Reduces solution size and cost vs. conventional 1–2.2 µH inductors; compatible with ultra-thin mobile PCB stackups. |
| 16-bump WLCSP package | 1.71 mm × 1.71 mm footprint saves >60% board area vs. QFN alternatives; ideal for antenna-proximate RF modules. |
Applications
| GSM/EDGE Polar PA Bias | 3G/3.5G Linear PA Supply |
|---|---|
|
Use Scenario: Dynamic supply modulation for quad-band GSM/EDGE power amplifiers during TDMA slot transitions. IC Role / Device Role / Timing Role: Synchronous buck converter operating in High-Power PWM Mode (3 MHz) with forced bypass during peak current bursts. Use Value: 10 µs VOUT step response ensures inter-slot settling within 125 µs; 2.3 A output sustains 34 dBm GSM POUT with <1% spectral regrowth. |
Use Scenario: Envelope-tracking supply for WCDMA/HSPA linear PAs in smartphones and data cards. IC Role / Device Role / Timing Role: Analog-controlled buck regulator in Low-Power Auto Mode (6 MHz PWM + PFM), modulated by baseband DAC. Use Value: 2.5× VCON gain enables direct mapping from 0.16–1.40 V DAC output to 0.4–3.5 V PA drain voltage; ±50 mV accuracy maintains PAE >45% across 10–29 dBm. |
| 4G LTE Advanced PA Bias | Mobile Hotspot RF Front-End |
|
Use Scenario: Dynamic supply for LTE-A carrier-aggregated PAs requiring rapid VOUT adjustment across multiple bands. IC Role / Device Role / Timing Role: Multi-mode DC-DC converter toggling between LP Auto and HP PWM modes via MODE pin; bypass activated during VSWR events. Use Value: Dual switching frequencies (3/6 MHz) suppress harmonics in adjacent LTE bands; 35 mΩ bypass FET handles 3.0 A VSWR peaks without thermal derating. |
Use Scenario: Compact, high-efficiency PA supply in portable LTE hotspots with strict thermal and area constraints. IC Role / Device Role / Timing Role: Primary PA bias IC in 1.71 mm × 1.71 mm WLCSP package, mounted directly beneath RF module. Use Value: Ultra-small footprint reduces RF path length; separate AGND/PGND minimizes noise coupling into sensitive RX chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-mode buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4420AGU-A | Fixed 2.5 MHz frequency, no PFM mode, no analog VCON interface; uses resistor-programmed VOUT. | Suitable for static PA bias but lacks dynamic envelope tracking capability required for polar modulation. | Select only for cost-sensitive, non-envelope-tracking 3G/4G designs where VOUT stability > dynamic response. |
| TPS62130ARGTR | Single-mode 2.5 MHz buck with DVS via I²C; no bypass FET; 3 A max output but no VCON analog control. | Requires baseband processor I²C interface and firmware coordination; cannot match FAN5904BUC01X's <10 µs analog step response. | Choose when digital control and system-level power management integration outweigh analog speed and PA-specific features. |
Compared with MPQ4420AGU-A and TPS62130ARGTR, the FAN5904BUC01X uniquely combines analog VCON-based dynamic VOUT scaling, sub-10 µs transient response, integrated bypass FET, and dual-mode (3/6 MHz) operation-making it irreplaceable for GSM polar and 4G envelope-tracking PA bias where timing, efficiency, and analog simplicity are co-critical.
Availability
FAN5904BUC01X is available at Aetrix Electronics and suitable for GSM/EDGE handset design, 3G/4G mobile data card development, and LTE-A hotspot RF front-end production requiring stable component supply and long-term lifecycle support.
Supply support for FAN5904BUC01X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor supplier delivering energy-efficient, high-performance silicon solutions for automotive, industrial, cloud computing, and mobile applications.
The FAN5904BUC01X belongs to ON Semiconductor's RF Power Management product line, engineered specifically for dynamic supply bias of cellular power amplifiers in space- and efficiency-constrained mobile platforms.
FAQ
What is the key functional difference between FAN5904BUC01X and FAN5904BUC00X?
The FAN5904BUC01X enables Pulse Frequency Modulation (PFM) operation across the full output voltage range (0.40–3.50 V), while the FAN5904BUC00X restricts PFM to VOUT < 1 V only. This makes the FAN5904BUC01X superior for 3G/4G applications requiring high efficiency at moderate output voltages (e.g., 1.8–2.8 V) under light loads, whereas FAN5904BUC00X targets ultra-low-noise GSM bias where PFM is limited to lowest VOUT segments.
How does the FAN5904BUC01X achieve <10 µs output voltage step response?
The FAN5904BUC01X achieves <10 µs VOUT rise/fall time through high-bandwidth current-mode control, optimized error amplifier slew rate, and minimized propagation delay in its analog VCON-to-VOUT path. It is validated under ∆VOUT ≤ 3.0 V steps with RLOAD ≤ 7 Ω and COUT = 2 × 4.7 µF, meeting GSM inter-slot timing for both High-Power and Low-Power modes - a performance metric confirmed in Figures 38–41 of the official datasheet.
Can the FAN5904BUC01X operate without an external inductor?
No, the FAN5904BUC01X requires an external 470 nH inductor connected between SW and VOUT. It is a synchronous buck controller with integrated MOSFETs but no internal energy storage; omitting the inductor prevents regulation and risks immediate device failure due to uncontrolled current flow. The 470 nH value is specified for minimal PCB footprint and optimal efficiency in mobile RF layouts.
What is the role of the BPEN pin on the FAN5904BUC01X?
The BPEN pin on the FAN5904BUC01X forces activation of the integrated 35 mΩ bypass FET when driven HIGH, overriding automatic threshold-based entry. When pulled LOW, bypass activation follows internal voltage comparisons (e.g., VIN − VPMOS − VOUT > 295 mV in HP mode). This enables deterministic, timing-controlled bypass for VSWR protection or burst-mode PA operation independent of analog conditions.
Does the FAN5904BUC01X support I²C or other digital interfaces?
No, the FAN5904BUC01X does not include I²C, SPI, or any digital communication interface. It is an analog-controlled DC-DC converter relying exclusively on the VCON voltage input (0.16–1.40 V) for output regulation, plus digital logic inputs (MODE, BPEN, SYNC, EN) for mode selection and control. All configuration and dynamic adjustment occur via analog voltage levels and discrete logic states - no firmware or serial protocol is involved.
FAN5904BUC01X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-UFBGA, WLCSP
- Packaging:
- Cut Tape (CT)
- Product Status:
- Obsolete
- Applications:
- Converter, 3G, 3.5G, 4G RF Power Amplifier
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLCSP (1.71x1.71)
FAN5904BUC01X FAQ
1.How can I place an order for FAN5904BUC01X through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN5904BUC01X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN5904BUC01X reliable?
The price and inventory of FAN5904BUC01X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN5904BUC01X is usually 5 days.
3.What payment methods are accepted for FAN5904BUC01X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN5904BUC01X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN5904BUC01X?
FAN5904BUC01X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN5904BUC01X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN5904BUC01X?
For technical support, including FAN5904BUC01X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN5904BUC01X requirements.
6.How does Aetrix verify that FAN5904BUC01X is sourced from the original manufacturer or authorized distributors?
All FAN5904BUC01X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN5904BUC01X meets industry standards.
7.What is the process for return or replacement of FAN5904BUC01X?
All FAN5904BUC01X units undergo pre-shipment inspection (PSI). If there is an issue with FAN5904BUC01X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN5904BUC01X part is unused and in its original packaging.
Return procedure for FAN5904BUC01X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN5904BUC01X Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

