My Inquiry
My Account
onsemi FAN65008B
- Part No.:
- FAN65008B
- Manufacturer:
- onsemi
- Package:
- 35-PowerWFQFN
- Datasheet:
-
FAN65008B.pdf
- Description:
- IC REG BUCK ADJ 10A 35PQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FAN65008B from onsemi is a synchronous buck regulator IC integrating controller, gate drivers, and high-side/low-side PowerTrench® MOSFETs in a single 6 × 6 mm PQFN package. It delivers up to 10 A continuous output current from a 4.5 V–65 V input, uses voltage-mode PWM control with input voltage feed-forward, and features 0.6 V ±0.67% reference accuracy for tight regulation in high-voltage POL applications.
For engineers reviewing the FAN65008B datasheet, pinout, applications, or equivalent options, this page provides verified technical context, validated pin functions, confirmed protection features (OCP, OTP, OVP, UVP, short-circuit), real-world design values for soft-start, frequency programming, and LDO selection logic - all extracted from the official onsemi FAN65008B/D Rev. 5 datasheet.
Technical Context
The FAN65008B implements fixed-frequency voltage-mode PWM control with VIN feed-forward compensation, enabling stable operation across its full 4.5 V–65 V input range. Its error amplifier (80 dB DC gain, 10 MHz GBW) drives an external COMP network for loop optimization, while cycle-by-cycle peak current limiting uses integrated high-side sensing via the ILIM pin.
Two configurable LDOs (LDO1 on HVBIAS, LDO2 on EXTBIAS) supply PVCC (5.0 V ±2.5%) and bias the gate driver; selection between them depends on input voltage thresholds (switchover at 4.7 V, LDO mode above 5.5 V). The device supports both CCM PWM and pulse-skipping PFM modes, with programmable soft-start (5 µA constant-current ramp) and pre-bias startup capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 65 V DC - supports wide-range industrial, telecom, and battery-fed systems without external step-down. |
| Output Current | 10 A continuous - enables single-chip 24 V/28 V POL conversion without external MOSFETs or heatsinks. |
| Reference Voltage | 0.6 V ±0.67% (±4 mV) - ensures ±1% output regulation accuracy over −40°C to +125°C junction temperature. |
| Switching Frequency | 100 kHz to 1 MHz - set by RT resistor (e.g., 199 kΩ = 100 kHz); supports EMI optimization and inductor size trade-offs. |
| Protection Features | OCP (cycle-by-cycle + hiccup), OTP (150°C shutdown + 20°C hysteresis), OVP (115%/130% VREF), UVP (35% VREF), short-circuit - fully autonomous fault recovery without external circuitry. |
| Package | 35-pin PQFN 6 × 6 mm (Case 483BE) - thermally enhanced layout with multiple VIN/PGND pads for low-impedance power delivery and 3.4°C/W junction-to-board RJB. |
| LDO Outputs | PVCC = 5.0 V ±2.5% @ 150 mA; dual-LDO architecture (HVBIAS & EXTBIAS inputs) reduces quiescent loss and enables flexible bias sourcing. |
Pinout & Package
Package: 35-pin PQFN, 6 mm × 6 mm, 0.5 mm pitch, exposed thermal pad (PGND-connected), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1–3, 31–35 + VIN Pad) | Main power input to high-side MOSFET and HVBIAS LDO | Multiple parallel pads minimize IR drop and thermal resistance; connects directly to system rail (4.5–65 V). |
| PGND (Pins 4–6 + PGND Pad) | Power ground return for MOSFETs, PVCC, and switching node | Thermally coupled to exposed pad; must be solidly connected to PCB ground plane for thermal and EMI performance. |
| SW (Pins 7–10) | Switching node (drain of HS-FET / source of LS-FET) | High di/dt node; requires minimized loop area with input capacitor and inductor to reduce ringing and EMI. |
| PH (Pin 30) | High-side MOSFET source terminal | Connects bootstrap capacitor (BOOT–PH) to enable high-side gate drive; referenced to SW node. |
| BOOT (Pin 29) | Bootstrap supply for high-side gate driver | Requires low-ESR ceramic capacitor (e.g., 100 nF) between BOOT and PH; UVLO threshold = 3.2 V (w.r.t. PH). |
| ILIM (Pin 14) | Peak current limit set point | Resistor-to-GND sets high-side current limit per kILIM_HS = 83.9 A/Ω; enables precise overcurrent threshold tuning. |
| FB (Pin 15) | Feedback input for output voltage regulation | Monitors resistive divider output; internal 0.6 V reference enables standard VOUT = 0.6 × (1 + R1/R2) configuration. |
| COMP (Pin 16) | Error amplifier output for external compensation | Connects to Type II/III network; allows full control of loop stability, phase margin (>67° typical), and transient response. |
| EN/UVLO (Pin 22) | Enable input with adjustable UVLO threshold | 1.22 V threshold (±115 mV hysteresis); resistor divider enables precise turn-on voltage (e.g., 35 V) without external supervisor. |
| PGOOD (Pin 20) | Open-drain power-good indicator | Asserts HIGH when FB reaches 94% VREF; de-asserts at 88–96% VREF (under-regulation) or 110–120% VREF (OVP1). |
Key Features
| Feature | Design Value |
|---|---|
| Voltage-mode PWM with VIN feed-forward | Compensates for input ripple and line transients without requiring complex loop redesign across 4.5–65 V input range. |
| Integrated dual-LDO biasing (HVBIAS + EXTBIAS) | Reduces total quiescent current vs. single-LDO solutions; enables efficient operation when VO ≥ 5 V powers EXTBIAS. |
| Selectably programmable soft-start (SS) | 5 µA constant-current ramp into external capacitor enables precise startup time control and prevents inrush-induced stress. |
| Pre-bias startup capability | Forces both MOSFETs OFF until SS voltage matches existing FB voltage - safely powers into pre-charged outputs without reverse current. |
| Frequency synchronization (SYNC pin) | Supports master/non-master modes; accepts external clock (70–130% of RT-set frequency) or generates synchronized output (50% duty). |
| Thermally optimized PQFN package | 3.4°C/W RJB enables 10 A operation at TA ≤ 125°C with standard 6-layer board; no external heatsink required. |
Applications
| High-Voltage Point-of-Load (POL) | Telecom Base Station Power |
|---|---|
|
Use Scenario: Converting 48 V or 60 V backplane voltage to 24 V/28 V intermediate bus in compact base station RF modules. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering regulated 24 V @ 10 A with <1% load/line regulation. Use Value: Eliminates discrete controller + dual MOSFET solution; 6×6 mm footprint saves >40% board area vs. comparable two-chip designs. |
Use Scenario: Providing isolated 12 V bias to optical transceivers and FPGA I/O banks in 5G macro cell equipment. IC Role / Device Role / Timing Role: Secondary POL converter operating from 24 V intermediate bus, supporting dynamic load steps up to 8 A/µs. Use Value: Pulse-skipping PFM mode achieves <15 µA IQ at light load; maintains >92% efficiency at 100 mA output. |
| Industrial Automation Power Supply | USB-PD Compatible Adapter Output Stage |
|
Use Scenario: Generating 5 V/3.3 V rails for PLC I/O modules powered from 24 V or 48 V factory DC bus. IC Role / Device Role / Timing Role: Robust primary regulator with full protection suite (OTP, OVP, UVP, hiccup OCP) for unattended operation. Use Value: Thermal shutdown (150°C) + 20°C hysteresis prevents latch-up; ruggedized PQFN withstands vibration and thermal cycling. |
Use Scenario: Final-stage buck converter in multi-port USB-PD adapter delivering 20 V @ 5 A to laptop charging circuits. IC Role / Device Role / Timing Role: High-efficiency, low-noise synchronous buck with programmable fSW (300–500 kHz) to meet CISPR-32 conducted EMI limits. Use Value: Integrated current sense eliminates external shunt; 0.67% VREF enables ±1% output tolerance required by USB-PD spec. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4316-AEC1 | Automotive-grade (AEC-Q100), 60 V/6 A, current-mode control, smaller 4×4 mm QFN | Limited to 6 A output; lacks dual-LDO flexibility and pre-bias startup; rated only for automotive temp range (−40°C to +125°C) | Choose MPQ4316-AEC1 only if automotive qualification and space constraints outweigh need for 10 A output and industrial-grade bias flexibility. |
| LM5164QPWPRQ1 | 65 V/1 A buck controller (external MOSFETs required), current-mode, 1.5 MHz max fSW | Requires external high-side/low-side MOSFETs, gate drivers, and current sense; no integrated LDOs or PGOOD | Choose LM5164QPWPRQ1 only when system-level thermal management demands discrete MOSFET placement or >1 MHz switching is mandatory. |
Compared with MPQ4316-AEC1 and LM5164QPWPRQ1, the FAN65008B uniquely integrates 10 A power stage, dual-LDO biasing, pre-bias startup, and full protection in one 6×6 mm package - reducing BOM count by ≥7 components and eliminating layout-sensitive gate-drive routing.
Availability
FAN65008B is available at Aetrix Electronics and suitable for high-voltage POL modules, telecom base station power supplies, and industrial automation equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for FAN65008B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and IoT markets.
The FAN65008B belongs to onsemi's high-voltage synchronous buck regulator product line, designed specifically for compact, high-power-density DC/DC conversion in 48 V and 60 V systems where integration, thermal performance, and robust protection are critical.
FAQ
What is the maximum continuous output current supported by the FAN65008B?
The FAN65008B supports up to 10 A continuous output current under recommended operating conditions (TA ≤ 125°C, proper PCB thermal design). This rating assumes use of the integrated PowerTrench® MOSFETs, adequate copper area for PGND/VIN pads, and correct external component selection (inductor DCR, output capacitance). Derating applies above 100°C ambient.
How does the FAN65008B handle pre-biased output conditions during startup?
The FAN65008B implements hardware-enforced pre-bias startup: upon EN assertion, both high-side and low-side MOSFETs remain OFF until the SS pin voltage rises to match the existing FB voltage. Only then does normal soft-start ramping commence. This prevents reverse current flow and output voltage collapse, making FAN65008B suitable for hot-swap and redundant power systems.
Can the FAN65008B operate without an external compensation network on the COMP pin?
No - the FAN65008B requires an external Type II or Type III compensation network connected to the COMP pin. The internal error amplifier is intentionally uncompensated to allow loop optimization across varying output voltages, inductors, and capacitors. Omitting the network results in instability, oscillation, or failure to regulate. Typical networks use RC+capacitor configurations tuned for >67° phase margin.
What is the purpose of the HVBIAS and EXTBIAS pins on the FAN65008B?
HVBIAS powers the primary LDO (LDO1) and provides input voltage feed-forward signal; it must be connected to VIN via an RC filter. EXTBIAS powers the secondary LDO (LDO2) and enables automatic LDO selection: if EXTBIAS ≥ 4.7 V and > HVBIAS, LDO2 supplies PVCC - reducing dropout loss when VO ≥ 5 V is available. Both LDOs deliver up to 150 mA.
Does the FAN65008B support frequency synchronization, and how is it configured?
Yes - the FAN65008B supports bidirectional frequency synchronization via the SYNC pin. In non-master mode, it locks to an external clock (70–130% of RT-set frequency); in master mode, it outputs a 50% duty-cycle synchronized clock. Configuration is set by resistor value on MODE pin: 1–5 kΩ selects non-master, 70–130 kΩ selects master. No external logic is required.
FAN65008B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 35-PowerWFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 65V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 32.5V
- Current - Output:
- 10A
- Frequency - Switching:
- 100kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 35-PQFN (6x6)
FAN65008B FAQ
1.How can I place an order for FAN65008B through Aetrix?
Please submit a Request for Quotation (RFQ) for FAN65008B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FAN65008B reliable?
The price and inventory of FAN65008B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FAN65008B is usually 5 days.
3.What payment methods are accepted for FAN65008B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FAN65008B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FAN65008B?
FAN65008B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FAN65008B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FAN65008B?
For technical support, including FAN65008B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FAN65008B requirements.
6.How does Aetrix verify that FAN65008B is sourced from the original manufacturer or authorized distributors?
All FAN65008B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FAN65008B meets industry standards.
7.What is the process for return or replacement of FAN65008B?
All FAN65008B units undergo pre-shipment inspection (PSI). If there is an issue with FAN65008B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FAN65008B part is unused and in its original packaging.
Return procedure for FAN65008B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FAN65008B Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
