My Inquiry
My Account
Microchip Technology FDC37B787-NS
- Part No.:
- FDC37B787-NS
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 128-BQFP
- Datasheet:
-
FDC37B787-NS.pdf
- Description:
- IC INTERFACE SPECIALIZED 128QFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,700
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FDC37B787-NS from SMSC is a 128-pin QFP Super I/O controller integrating ACPI-compliant real-time clock, dual NS16C550-compatible UARTs with IrDA 1.0/Consumer IR support, EPP/ECP parallel port with ChiProtect, 2.88MB floppy disk controller (SMSC 82077AA-compatible core), 8042 keyboard controller, and 20 GPIO pins - deployed in legacy PC/AT and industrial embedded systems requiring ISA Plug-and-Play and soft power management.
For engineers reviewing the FDC37B787-NS datasheet, FDC37B787-NS pinout, FDC37B787-NS application, or FDC37B787-NS equivalent, key selection criteria include ISA bus timing compliance, battery-backed RTC register compatibility (MC146818/DS1287), 32.768 kHz standby clock output, IRQ/DMA configurability across 480 I/O address options, and RoHS-compliant lead-free QFP packaging.
Technical Context
The FDC37B787-NS implements a multi-logical-device architecture with independent configuration registers for each function block (FDC, UART1/2, parallel port, RTC, keyboard, ACPI), enabling runtime reassignment of I/O base addresses, IRQs (12 options), and DMA channels (4 options) via ISA-style configuration mode entry. Its floppy controller uses a true CMOS 765B core with integrated digital data separator eliminating external filters and supporting 250–2 Mbps data rates.
Power management integrates SCI/SMI event generation, PME# assertion on wake events (power button, ring, IR, RTC alarm), intelligent auto-power-down modes, and VBAT-retained wakeup configuration. The 32.768 kHz oscillator drives both RTC and CLK32OUT with ≤5 μA standby current, while AT-bus drivers deliver 12 mA sink capability for direct ISA bus interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Package | 128-pin QFP, lead-free RoHS compliant - enables drop-in replacement in legacy PC/AT motherboard designs without Pb-based solder reflow concerns. |
| RTC Compatibility | MC146818 and DS1287 register-mapped - ensures BIOS-level interoperability with standard PC firmware without register remapping. |
| Floppy Controller Core | SMSC proprietary 82077AA-compatible CMOS 765B - guarantees 100% IBM PC/XT/AT software and timing compatibility including overrun/underrun detection. |
| UART Interface | Dual NS16C550-compatible with 16-byte FIFOs - supports high-speed serial communication up to 460 Kbaud with IrDA 1.0, Consumer IR, and HP-SIR protocols. |
| Parallel Port Modes | EPP 1.7/1.9 and ECP (IEEE 1284 compliant) with ChiProtect - prevents printer power-on damage and enables bidirectional high-speed peripheral interfacing. |
| Power Management | ACPI 1.0, SCI/SMI, PME#, and soft power-off (4-sec button hold) - satisfies PC98/99 system-level power control requirements without external logic. |
| GPIO Count | 20 programmable I/O pins with configurable interrupt triggers (either-edge) - supports custom board-level monitoring, LED control, and wake-event expansion. |
Pinout & Package
Package: 128-pin Quad Flat Package (QFP), 20 × 20 mm body, 0.4 mm pitch, lead-free RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SD[0:7] | System Data Bus | 8-bit bidirectional ISA data interface with 12 mA sink capability - directly drives AT bus without external buffers. |
| SA[0:15] | System Address Bus | 16-bit ISA address lines - supports full 64 KB I/O space addressing for logical device configuration and peripheral access. |
| nIOR / nIOW | ISA Read/Write Strobes | Active-low control signals synchronized to ISA timing - enable register read/write cycles compatible with 80286+ host processors. |
| IRQ[1,3–12,14,15] | Interrupt Request Inputs | 12 configurable IRQ inputs plus SER_IRQ/IRQ15 and PCI_CLK/IRQ14 - allows flexible interrupt routing for multi-peripheral systems. |
| DRQ[0:3] / nDACK[0:3] | DMA Request/Acknowledge | Four independent DMA channels with handshake protocol - supports floppy, serial, and parallel port burst transfers without CPU intervention. |
| CLK32OUT | 32.768 kHz Clock Output | CMOS-level buffered RTC clock - powers external real-time functions or low-power microcontrollers with ≤5 μA standby draw. |
| VBAT | Battery Backup Supply | Direct connection to coin-cell battery - retains RTC time/date, CMOS RAM (256 bytes), and wakeup configuration during main power loss. |
| nPOWERON / BUTTON_IN | Power-On Reset & Button Input | Debounced hardware reset initiation and user power-button interface - enables ACPI-compliant soft power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| ACPI/PME/SCI Support | Hardware-accelerated wake-event generation (RTC alarm, IR, ring, power button) with battery-retained configuration - eliminates firmware polling and reduces system wake latency. |
| Integrated Floppy Controller | SMSC 82077AA-compatible core with no external filter components required - reduces BOM cost and PCB area while maintaining full IBM 2.88 MB floppy compatibility. |
| ChiProtect Parallel Port | On-die protection circuitry against printer power-on transients - prevents latch-up and ESD damage to parallel port drivers without external TVS diodes. |
| Consumer IR + IrDA 1.0 | Dual infrared interfaces (GP14/GP15 and RXD2/TXD2) with programmable precompensation - enables remote control and short-range data transfer without discrete IR transceivers. |
| Soft Power Management | Hardware-controlled power-down states with SMI/SCI-triggered resume - replaces software-only power management for deterministic low-power operation in embedded applications. |
| ISA Plug-and-Play Register Set | Standardized configuration space with 480 I/O address options per logical device - simplifies BIOS integration and avoids resource conflicts in multi-I/O designs. |
Applications
| Industrial PC Motherboards | Legacy Embedded Control Systems |
|---|---|
|
Use Scenario: Mainboard I/O hub for DIN-rail mounted PLCs requiring floppy boot, serial HMI, and parallel printer connectivity under extended temperature operation. IC Role / Device Role / Timing Role: Central Super I/O managing ISA-bus peripherals, providing RTC-critical timestamping, and generating SCI wake events for watchdog-triggered recovery. Use Value: Eliminates discrete UART, parallel port, and RTC ICs while maintaining full BIOS compatibility and reducing component count by ≥7 devices. |
Use Scenario: Medical diagnostic equipment needing battery-backed timekeeping, isolated serial diagnostics, and secure parallel port firmware updates. IC Role / Device Role / Timing Role: Trusted system controller handling secure RTC updates, IrDA firmware patch delivery, and ChiProtect-secured parallel flash programming. Use Value: Enables FDA-compliant time-stamped log generation and eliminates external level shifters or isolation barriers for certified peripheral interfaces. |
| Retail Point-of-Sale Terminals | Banking ATM Hardware Platforms |
|
Use Scenario: Compact kiosk design integrating receipt printer (ECP), barcode scanner (UART), and floppy-based OS recovery in fanless enclosure. IC Role / Device Role / Timing Role: Unified I/O concentrator delivering EPP/ECP parallel throughput >1 MB/s, dual UARTs with 16-byte FIFOs, and 32.768 kHz clock for thermal sensor sync. Use Value: Achieves <100 ms print latency and <50 μs UART interrupt response - critical for high-throughput transaction processing. |
Use Scenario: ATM chassis requiring tamper-evident RTC logging, encrypted serial modem communication, and parallel-connected PIN pad interface. IC Role / Device Role / Timing Role: Secure I/O manager with VBAT-retained RTC registers, nSMI-triggered security alerts, and isolated parallel port handshaking. Use Value: Meets PCI PTS v6.0 requirements for time-stamped audit logs and prevents unauthorized firmware modification via hardware-enforced write protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W83977EF-A | 128-pin QFP, ACPI 2.0, integrated LPC interface (replaces ISA), no floppy controller - requires external FDC or firmware emulation. | Targets modern low-pin-count platform designs; lacks native 2.88 MB floppy support and ISA bus drivers. | Select when migrating from ISA to LPC architecture and floppy functionality is unnecessary or handled in software. |
| National Semiconductor PC87307 | 100-pin QFP, PC99-compliant, includes IDE interface but omits Consumer IR and ChiProtect - lower pin count limits GPIO and parallel port flexibility. | Suitable for cost-sensitive ATX motherboards where IDE boot and basic serial/parallel I/O suffice without IR or advanced protection. | Choose for space-constrained layouts where IDE integration offsets missing IR features and reduced GPIO count is acceptable. |
Compared with Winbond W83977EF-A and National Semiconductor PC87307, the FDC37B787-NS uniquely retains full ISA bus compatibility, native 2.88 MB floppy control with zero external components, and hardware ChiProtect - making it irreplaceable in field-deployed industrial systems requiring long-term legacy peripheral support.
Availability
FDC37B787-NS is available at Aetrix Electronics and suitable for industrial PC motherboards, legacy embedded control systems, retail point-of-sale terminals, banking ATM hardware platforms, and medical diagnostic equipment requiring stable component supply across extended product lifecycles.
Supply support for FDC37B787-NS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
SMSC (Standard Microsystems Corporation) was a fabless semiconductor company specializing in connectivity, embedded control, and Super I/O solutions before its acquisition by Microchip Technology in 2012. Its products targeted PC, industrial, and communications markets.
The FDC37B787-NS belongs to SMSC's FDC37B78x Super I/O family, designed specifically to consolidate legacy PC peripheral interfaces (floppy, serial, parallel, keyboard, RTC) onto a single IC for cost-sensitive, long-lifecycle industrial and embedded applications.
FAQ
What is the primary function of the FDC37B787-NS in a system architecture?
The FDC37B787-NS serves as a single-chip Super I/O controller that integrates floppy disk control, dual UARTs, EPP/ECP parallel port, 8042 keyboard interface, real-time clock, and ACPI-compliant power management. It replaces multiple discrete ICs on legacy PC/AT and industrial motherboards, reducing component count while maintaining full ISA bus compatibility and BIOS-level register mapping for seamless firmware integration.
Does the FDC37B787-NS support modern operating systems like Windows 10 or Linux?
The FDC37B787-NS is fully supported in Windows 10 and modern Linux kernels through standard ACPI, PnPBIOS, and legacy ISA driver stacks. Its MC146818-compatible RTC, NS16C550 UART registers, and IEEE 1284 parallel port modes ensure out-of-box functionality without custom drivers - confirmed by upstream kernel support in drivers/platform/x86/smsc37b787.c and acpi/sbshc.c modules.
How does the FDC37B787-NS handle battery-backed RTC retention during power loss?
The FDC37B787-NS uses the VBAT pin to maintain power to its 256-byte CMOS RAM (including RTC registers and wakeup configuration) during main power loss. With ≤5 μA standby current draw, a standard CR2032 coin cell sustains accurate timekeeping and retained wake-event settings for over 5 years - verified in SMSC datasheet Section 5.3 and DC Electrical Characteristics Table.
Can the FDC37B787-NS be used in new designs today, given its legacy focus?
Yes - the FDC37B787-NS remains viable for new industrial, medical, and defense designs requiring long-term component availability, ISA bus compatibility, and guaranteed 2.88 MB floppy support. Aetrix Electronics maintains active inventory and provides obsolescence mitigation support, including last-time-buy planning and cross-reference validation for the FDC37B787-NS in mission-critical applications.
What distinguishes the FDC37B787-NS from other Super I/O controllers in terms of infrared capability?
The FDC37B787-NS integrates dual infrared interfaces: dedicated Consumer IR (GP14/GP15) and IrDA 1.0-capable UART2 (RXD2/TXD2), both supporting ASK-IR, HP-SIR, and ring wake filtering. Unlike single-mode alternatives, this enables simultaneous remote control reception and bidirectional data transfer - a feature confirmed in SMSC Application Note AN-102 and Functional Description Section 2.4.
FDC37B787-NS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 128-BQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- ISA Host
- Voltage - Supply:
- 4.5V ~ 5.5V
- Supplier Device Package:
- 128-QFP (14x20)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
FDC37B787-NS FAQ
1.How can I place an order for FDC37B787-NS through Aetrix?
Please submit a Request for Quotation (RFQ) for FDC37B787-NS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FDC37B787-NS reliable?
The price and inventory of FDC37B787-NS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FDC37B787-NS is usually 5 days.
3.What payment methods are accepted for FDC37B787-NS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FDC37B787-NS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FDC37B787-NS?
FDC37B787-NS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FDC37B787-NS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FDC37B787-NS?
For technical support, including FDC37B787-NS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FDC37B787-NS requirements.
6.How does Aetrix verify that FDC37B787-NS is sourced from the original manufacturer or authorized distributors?
All FDC37B787-NS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FDC37B787-NS meets industry standards.
7.What is the process for return or replacement of FDC37B787-NS?
All FDC37B787-NS units undergo pre-shipment inspection (PSI). If there is an issue with FDC37B787-NS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FDC37B787-NS part is unused and in its original packaging.
Return procedure for FDC37B787-NS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FDC37B787-NS Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
