My Inquiry
My Account
Microchip Technology FDC37C672-MS
- Part No.:
- FDC37C672-MS
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 100-BQFP
- Datasheet:
-
FDC37C672-MS.pdf
- Description:
- IC INTERFACE SPECIALIZED 100QFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FDC37C672-MS from SMSC is a lead-free RoHS-compliant 100-pin QFP Enhanced Super I/O Controller integrating floppy disk control (CMOS 765B core), dual NS16C550A-compatible UARTs, IrDA 1.1 infrared interface, keyboard controller (8042 software compatible), and multi-mode IEEE 1284 parallel port with ChiProtect. It operates at 5 V, supports ACPI 1.0 and ISA Plug-and-Play, and targets legacy PC motherboard and industrial embedded system I/O consolidation.
For engineers reviewing the FDC37C672-MS datasheet, FDC37C672-MS pinout, FDC37C672-MS application, or FDC37C672-MS equivalent, key selection criteria include ISA host interface timing, 16-byte FIFO depth per UART, 128-byte IR FIFO, vertical recording format support, and programmable precompensation for floppy data separation - all confirmed in the SMSC FDC37C672 Product Preview Rev. 12-04-07.
Technical Context
The FDC37C672-MS implements a unified ISA-bus Super I/O architecture with integrated configuration logic enabling dynamic reassignment of I/O addresses (480 options), IRQs (up to eight), and DMA channels (three). Its on-chip PCC (Power Control Circuitry) provides multiple power-down modes, shadowed write-only registers for ACPI compliance, and SMI generation.
It embeds functionally distinct IP blocks: a licensed CMOS 765B floppy controller with overrun/underrun detection and 2.88 MB support; two independent UARTs with 16-byte FIFOs and baud rates up to 460 kbps; an infrared subsystem supporting IrDA 1.1, TEMIC/HP, SHARP ASK, and Consumer IR protocols; and a multi-mode parallel port compliant with Standard, EPP 1.7/1.9, and ECP modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 5 V nominal operation - enables direct integration into legacy ATX/AT power domains without level-shifting. |
| Floppy Controller Core | SMSC-licensed CMOS 765B - delivers full IBM PC/XT/AT register and software compatibility with vertical recording support. |
| UART FIFO Depth | 16 bytes per channel - reduces CPU interrupt load and improves throughput for high-speed serial communication. |
| Infrared FIFO | 128-byte buffer - accommodates bursty IrDA 1.1 packet traffic and minimizes frame loss during protocol handshaking. |
| Parallel Port Modes | Standard, EPP 1.7/1.9, ECP - enables bidirectional high-speed peripheral attachment including printers and scanners. |
| Power Management | Sophisticated PCC with multiple low-power down modes - lowers idle power in embedded systems without sacrificing wake-up latency. |
| Package | 100-pin QFP, lead-free RoHS compliant - meets environmental compliance requirements and supports standard surface-mount assembly. |
Pinout & Package
Package: 100-pin Quad Flat Package (QFP), 24 mm × 24 mm body, 0.65 mm pitch, lead-free RoHS compliant per SMSC ordering information and Package Outline Figure 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nIOR / nIOW | ISA I/O Read/Write Strobe | Active-low control signals synchronizing register access to the ISA bus; required for configuration and data transfer. |
| AEN / SA[0:12] | Address Enable / ISA Address Bus | AEN qualifies address decoding; SA[0:12] selects among 480 I/O address locations for logical device mapping. |
| SD[0:7] | ISA Data Bus | 8-bit bidirectional data path for register reads/writes and FIFO data transfers across all integrated peripherals. |
| IRQ[3:7,10:12] | Interrupt Request Lines | Eight dedicated IRQ inputs - configurable per logical device (floppy, UARTs, IR, parallel) to avoid conflict in legacy systems. |
| DRQ[1:3] / nDACK[1:3] | DMA Request/Acknowledge | Three DMA channels support burst transfers for floppy, parallel, and IR - eliminates CPU bottlenecks during bulk I/O. |
| TXD2 / RXD2 / IRTX / IRRX | Infrared Serial Interface | Multifunction pins carrying UART2 signals and dedicated IR transmit/receive paths - enable concurrent serial and IR operation. |
Key Features
| Feature | Design Value |
|---|---|
| ChiProtect Circuitry | Integrated protection against printer power-on transients - prevents latch-up and damage to parallel port drivers without external components. |
| Intelligent Auto Power Management | Shadowed write-only registers and PCC-driven sleep states - ensure ACPI 1.0 compliance while reducing system standby current. |
| Digital Data Separator | Programmable precompensation and 2 Mbps max data rate - enables reliable floppy read/write across diverse media types and drive calibrations. |
| Keyboard Controller | 8042 software compatibility with 2 kB ROM + 256 B RAM - supports legacy BIOS keyboard/mouse initialization and scan code translation. |
| ISA Plug-and-Play Support | Version 1.0a-compliant configuration logic - allows automatic enumeration and resource allocation in Windows '95 and later OS environments. |
Applications
| Industrial Control Panel I/O Hub | Legacy PC Motherboard Replacement |
|---|---|
Use Scenario: Embedded HMI panel requiring local keyboard, serial diagnostics, parallel printer output, and floppy-based firmware update capability. IC Role / Device Role / Timing Role: Centralized Super I/O hub managing all legacy peripheral interfaces via single ISA bus connection. Use Value: Eliminates discrete UART, floppy, and parallel controllers - reduces BOM count and PCB area while maintaining full BIOS compatibility. |
Use Scenario: Repair or refurbishment of Pentium-class desktop motherboards where original Super I/O has failed. IC Role / Device Role / Timing Role: Drop-in functional replacement for aging 82077AA-based controllers with identical register map and timing behavior. Use Value: Restores 2.88 MB floppy support, IrDA 1.1 connectivity, and ECP parallel printing without BIOS or driver modification. |
| Medical Device Diagnostic Port | Point-of-Sale Terminal Peripheral Bridge |
Use Scenario: Portable diagnostic instrument needing secure serial debug interface, IR-based patient ID pairing, and local printer output. IC Role / Device Role / Timing Role: Trusted I/O coprocessor handling time-critical serial framing, IR packetization, and parallel handshake timing. Use Value: 128-byte IR FIFO and 16-byte UART FIFO prevent data loss during concurrent diagnostic logging and wireless ID exchange. |
Use Scenario: Retail terminal connecting cash drawer (parallel), barcode scanner (serial), and receipt printer (EPP/ECP) to a minimal x86 host. IC Role / Device Role / Timing Role: Deterministic peripheral bridge with configurable IRQ/DMA assignment to avoid resource conflicts in constrained embedded OS. Use Value: Supports simultaneous EPP printer bursts and UART scanner polling with guaranteed latency under 10 µs interrupt response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FDC37C672QFP | Same die, leaded (non-RoHS) QFP package - lacks Pb-free finish and RoHS certification. | Acceptable only in non-RoHS-compliant legacy production or repair contexts. | Select FDC37C672-MS when RoHS compliance, long-term supply continuity, and modern assembly processes are required. |
| FDC37C672-MT | Same die, lead-free RoHS-compliant TQFP package - 14 mm × 14 mm footprint vs. QFP's 24 mm × 24 mm. | Used where board space is constrained and TQFP reflow profile is preferred over QFP. | Choose FDC37C672-MT for compact designs; select FDC37C672-MS when existing QFP land pattern or thermal mass requirements apply. |
Compared with FDC37C672QFP and FDC37C672-MT, the FDC37C672-MS offers identical functionality and electrical behavior in a RoHS-compliant QFP package optimized for standard SMT lines - making it the default choice for new industrial and medical designs requiring regulatory compliance and supply chain stability.
Availability
FDC37C672-MS is available at Aetrix Electronics and suitable for industrial control panels, legacy PC motherboard refurbishment, medical diagnostic equipment, and point-of-sale terminals requiring stable component supply and long-lifecycle support.
Supply support for FDC37C672-MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
SMSC (Standard Microsystems Corporation) was a fabless semiconductor company specializing in connectivity, embedded I/O, and mixed-signal ICs before its acquisition by Microchip Technology in 2012.
The FDC37C672 belongs to SMSC's Ultra I/O Super I/O product line, designed specifically to consolidate legacy PC peripheral interfaces - floppy, keyboard, serial, parallel, and IR - onto a single chip for cost-sensitive, space-constrained embedded and industrial platforms.
FAQ
What is the primary function of the FDC37C672-MS in a system architecture?
The FDC37C672-MS serves as a centralized Super I/O controller that integrates floppy disk, keyboard, dual UART, infrared, and multi-mode parallel port functions onto a single IC. It connects directly to the ISA bus and replaces multiple discrete controllers, reducing system complexity and board area. The FDC37C672-MS maintains full software and register compatibility with legacy 82077AA-based designs while adding IrDA 1.1 and enhanced power management features.
Does the FDC37C672-MS support modern operating systems like Windows 10 or Linux?
The FDC37C672-MS is fully compatible with Windows '95–XP-era drivers and BIOS implementations due to its ISA Plug-and-Play 1.0a compliance and 8042/NS16C550A register mapping. While not natively supported by Windows 10 or recent Linux kernels out-of-the-box, it remains functional in legacy-aware environments using generic PS/2, serial, and parallel port drivers - especially in industrial systems where kernel modules or custom HAL layers preserve backward compatibility. The FDC37C672-MS does not require proprietary drivers for basic I/O operation.
What are the key differences between the FDC37C672-MS and the FDC37C672-MT?
The FDC37C672-MS and FDC37C672-MT share identical silicon functionality, electrical specifications, and pinout definitions. The sole difference is package type: FDC37C672-MS uses a 100-pin QFP (24 mm × 24 mm), while FDC37C672-MT uses a 100-pin TQFP (14 mm × 14 mm). Both are lead-free and RoHS compliant. Therefore, the FDC37C672-MS requires a larger PCB footprint but offers higher thermal mass and easier manual rework, whereas the FDC37C672-MT suits space-constrained layouts.
Can the FDC37C672-MS be used without external filter components?
Yes - the FDC37C672-MS is designed for filterless operation. Its integrated digital data separator, on-chip 24 mA AT bus drivers, and ChiProtect circuitry eliminate the need for external RC filters, ferrites, or TVS diodes typically required with older Super I/O devices. This simplifies schematic design, reduces bill-of-materials cost, and improves manufacturing yield. The FDC37C672-MS achieves this through internal analog front-end optimization and robust ESD-hardened I/O structures.
Is the FDC37C672-MS pin-to-pin compatible with earlier SMSC Super I/O parts like the FDC37C665?
No - the FDC37C672-MS is not pin-to-pin compatible with the FDC37C665 or other prior-generation SMSC Super I/O controllers. Although both belong to the same product family and share architectural concepts, the FDC37C672-MS introduces additional functionality (e.g., IrDA 1.1, larger IR FIFO, enhanced PCC) and revised pin assignments for multifunction signals like IRTX/IRRX. Migration requires PCB layout revision and firmware validation. The FDC37C672-MS pinout is documented exclusively in SMSC's FDC37C672 Product Preview Rev. 12-04-07.
FDC37C672-MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 100-BQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- ISA Host
- Voltage - Supply:
- -
- Supplier Device Package:
- 100-QFP (14x20)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
FDC37C672-MS FAQ
1.How can I place an order for FDC37C672-MS through Aetrix?
Please submit a Request for Quotation (RFQ) for FDC37C672-MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FDC37C672-MS reliable?
The price and inventory of FDC37C672-MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FDC37C672-MS is usually 5 days.
3.What payment methods are accepted for FDC37C672-MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FDC37C672-MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FDC37C672-MS?
FDC37C672-MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FDC37C672-MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FDC37C672-MS?
For technical support, including FDC37C672-MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FDC37C672-MS requirements.
6.How does Aetrix verify that FDC37C672-MS is sourced from the original manufacturer or authorized distributors?
All FDC37C672-MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FDC37C672-MS meets industry standards.
7.What is the process for return or replacement of FDC37C672-MS?
All FDC37C672-MS units undergo pre-shipment inspection (PSI). If there is an issue with FDC37C672-MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FDC37C672-MS part is unused and in its original packaging.
Return procedure for FDC37C672-MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FDC37C672-MS Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
