My Inquiry
My Account
Microchip Technology FDC37C672-MT
- Part No.:
- FDC37C672-MT
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 100-LQFP
- Datasheet:
-
FDC37C672-MT.pdf
- Description:
- IC INTERFACE SPECIALIZED 100QFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,369
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FDC37C672-MT from SMSC is a lead-free RoHS-compliant 100-pin TQFP Enhanced Super I/O Controller integrating floppy disk control (CMOS 765B core), dual NS16C550A-compatible UARTs, IrDA 1.1 infrared interface, multi-mode parallel port with ChiProtect, and keyboard controller - all operating at 5 V with ACPI 1.0 and PC98/99 compliance for legacy PC platform integration.
For engineers reviewing the FDC37C672-MT datasheet, FDC37C672-MT pinout, FDC37C672-MT application, or FDC37C672-MT equivalent, key selection considerations include ISA Plug-and-Play register compatibility, 480 I/O address options, SMI/WDT support, and integrated PCC power management for embedded industrial motherboards requiring legacy peripheral consolidation.
Technical Context
The FDC37C672-MT implements a unified ISA-hosted Super I/O architecture with dedicated hardware blocks: a licensed CMOS 765B floppy controller supporting 2.88 MB drives and vertical recording format; two independent 16-byte FIFO UARTs with programmable baud rates up to 460 kbps; and an infrared subsystem featuring 128-byte FIFO, IrDA 1.1 compliance, and TEMIC/HP/SHARP ASK IR support.
Its configuration logic enables dynamic reassignment of I/O addresses (480 options), IRQs (up to eight), and DMA channels (three), while shadowed write-only registers ensure ACPI 1.0 compliance. The on-chip Power Control Circuitry (PCC) provides multiple low-power down modes without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 5 V ±5% - single-rail operation compatible with legacy ATX power domains |
| Floppy Controller Core | SMSC CMOS 765B - 100% IBM PC/AT software/register compatible, supports two drives and vertical recording |
| UARTs | Two NS16C550A-compatible - each with 16-byte TX/RX FIFO, 230/460 kbps max baud, full modem control |
| Infrared Interface | IrDA 1.1 compliant with 128-byte FIFO - supports TEMIC/HP modules, Consumer IR, and SHARP ASK protocols |
| Parallel Port Mode | IEEE 1284 EPP 1.7/1.9 and ECP - includes ChiProtect circuitry to prevent damage during printer power-on |
| Power Management | Sophisticated PCC with multiple powerdown modes - eliminates need for external filter components and reduces system BOM cost |
| ISA Interface | 16-bit address qualification, 8-bit data bus, IOCHRDY support, serial IRQ option for PCI bridge compatibility |
Pinout & Package
Package: 100-pin Thin Quad Flat Package (TQFP), 14 mm × 14 mm × 1.4 mm body, 0.5 mm lead pitch, RoHS-compliant lead-free finish per ordering code FDC37C672-MT.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nIOR / nIOW | ISA I/O Read/Write Strobe | Active-low control signals for host-initiated register access; synchronized with AEN and SA[0:12] |
| SA[0:12] | ISA Address Bus (13-bit) | Selects internal logical devices (floppy, UARTs, parallel, IR, KB) across 480 I/O address windows |
| SD[0:7] | ISA Data Bus (8-bit) | Bidirectional path for configuration register reads/writes and data transfers to/from peripherals |
| IRQ[3:7,10:12] | Interrupt Request Inputs | Eight configurable IRQ lines shared across logical devices; supports serialized IRQ for PCI systems |
| DRQ[1:3] / nDACK[1:3] | DMA Request/Acknowledge | Three-channel DMA interface for floppy, parallel, and IR data transfers; fully ISA-compliant handshake |
Key Features
| Feature | Design Value |
|---|---|
| ChiProtect Circuitry | Hardware-level protection against voltage transients during parallel port printer power-up, eliminating risk of I/O latch damage |
| Shadowed Write-Only Registers | Enables ACPI S3/S4 sleep state compliance by preventing unintended writes during resume sequences |
| Intelligent Auto Power Management | On-chip PCC autonomously enters low-power modes based on peripheral activity, reducing idle current without firmware intervention |
| Floppy Data Integrity Logic | Detects and flags all overrun/underrun conditions in real time, ensuring reliable 2.88 MB media access without host polling overhead |
| Multi-Protocol IR Support | Single hardware interface handles IrDA 1.1, TEMIC/HP, Consumer IR, and SHARP ASK - no external protocol translation required |
Applications
| Industrial Legacy Motherboard Integration | Embedded PC/104 System Expansion |
|---|---|
|
Use Scenario: Integrating legacy I/O (floppy, PS/2 keyboard, parallel printer, serial modems) into space-constrained industrial control boards using ISA or LPC-bridged interfaces. IC Role / Device Role / Timing Role: Centralized Super I/O hub managing all low-speed peripheral buses under single ISA host control with ACPI-aware power sequencing. Use Value: Reduces component count by consolidating seven discrete controllers (FDC, KB, dual UART, parallel, IR) into one RoHS-compliant TQFP, lowering PCB layer count and test complexity. |
Use Scenario: Adding IrDA, EPP/ECP parallel, and dual high-speed UARTs to PC/104 modules where BIOS-level Plug-and-Play configuration must coexist with real-time deterministic I/O. IC Role / Device Role / Timing Role: Configurable logical device manager providing independent I/O address mapping, IRQ routing, and DMA channel assignment per peripheral function. Use Value: Enables field-upgradable I/O capability via software-defined resource allocation - no hardware jumper changes or layout revisions needed. |
| Medical Diagnostic Equipment Backplane | Point-of-Sale Terminal Peripheral Hub |
|
Use Scenario: Supporting diagnostic peripherals (floppy-based calibration media, serial barcode scanners, parallel receipt printers) in FDA-cleared medical devices requiring long-term component availability and EMI-hardened I/O. IC Role / Device Role / Timing Role: Electromagnetically robust I/O controller with ChiProtect, filtered IRQ signaling, and synchronous data separator for noise-immune floppy operation. Use Value: Eliminates need for external TVS diodes and RC filters on parallel/serial lines, simplifying EMC pre-compliance testing and reducing bill-of-materials cost. |
Use Scenario: Consolidating keyboard, serial payment terminals, infrared loyalty card readers, and parallel receipt printers in retail POS terminals with strict RoHS and thermal envelope constraints. IC Role / Device Role / Timing Role: Multi-protocol infrared transceiver with 128-byte FIFO and IrDA 1.1 timing compliance for contactless transaction handshaking. Use Value: Enables simultaneous IR link negotiation and receipt printing without CPU intervention, improving transaction throughput by offloading protocol timing to hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FDC37C935AMT | Same 100-pin TQFP RoHS package; adds LPC interface (replaces ISA), removes floppy controller, retains dual UARTs, IR, and parallel port | Targeted at post-2005 motherboard designs migrating from ISA to LPC bus architecture; not compatible with ISA-based legacy systems | Select when upgrading to LPC-based platforms and floppy support is unnecessary |
| Winbond W83627HF | 128-pin LQFP; includes hardware monitor (temperature/voltage/fan), lacks vertical recording floppy support, same IrDA 1.1 and ECP capabilities | Used in desktop motherboards requiring thermal supervision; incompatible pinout and footprint prevents drop-in replacement | Select when system-level health monitoring is required and board redesign is feasible |
Compared with FDC37C672-MT, the FDC37C935AMT offers modern bus interface compatibility at the cost of legacy floppy functionality, while the W83627HF extends feature set with hardware monitoring but requires PCB redesign due to pin count and layout mismatch.
Availability
FDC37C672-MT is available at Aetrix Electronics and suitable for industrial motherboard design, PC/104 expansion, medical equipment backplanes, and point-of-sale terminal development requiring stable component supply and long-lifecycle support.
Supply support for FDC37C672-MT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Standard Microsystems Corporation (SMSC) was a fabless semiconductor company specializing in connectivity, embedded control, and I/O solutions before its acquisition by Microchip Technology in 2012; known for Super I/O, USB, and LAN controllers.
The FDC37C672-MT belongs to SMSC's Enhanced Super I/O product line, designed specifically to consolidate legacy PC peripheral interfaces (floppy, keyboard, serial, parallel, IR) onto a single IC for industrial and embedded x86 platforms requiring long-term availability and BIOS compatibility.
FAQ
What is the primary function of the FDC37C672-MT in a system architecture?
The FDC37C672-MT serves as a centralized Super I/O controller that integrates floppy disk, keyboard/mouse, dual serial (UART), multi-mode parallel, and infrared interfaces onto a single 100-pin TQFP device. It operates as an ISA-bus peripheral, presenting multiple logical devices to the host CPU with configurable I/O addresses, IRQs, and DMA channels - enabling legacy PC peripheral consolidation without discrete controllers. Its role is foundational in industrial motherboards where BIOS-level compatibility and long-term component stability are critical.
Does the FDC37C672-MT support ACPI-compliant power states?
Yes, the FDC37C672-MT supports ACPI 1.0-compliant power management through shadowed write-only registers and sophisticated Power Control Circuitry (PCC). These features allow the device to enter multiple low-power down modes during S3 (suspend-to-RAM) and S4 (hibernate) states while maintaining register context and enabling wake events via SMI or IRQ. The PCC operates autonomously without host firmware intervention, and the shadowed registers prevent spurious writes during resume sequences - both essential for certified Windows '95 and later OS compatibility.
Is the FDC37C672-MT pin-compatible with other SMSC Super I/O devices like the FDC37C935AMT?
No, the FDC37C672-MT is not pin-compatible with the FDC37C935AMT. Although both use 100-pin TQFP RoHS packages, their pin functions differ significantly: the FDC37C672-MT implements ISA-specific signals (nIOR, nIOW, AEN, SA[0:12]), while the FDC37C935AMT replaces them with LPC interface signals (LAD[0:3], FRAME#, CLKRUN#). The change in bus architecture necessitates PCB layout revision - there is no mechanical or electrical drop-in replacement between these two parts.
What floppy disk formats and capacities does the FDC37C672-MT support?
The FDC37C672-MT supports all standard IBM PC/XT and PC/AT floppy formats via its licensed CMOS 765B controller core, including 360 KB, 720 KB, 1.2 MB, 1.44 MB, and 2.88 MB media. It also supports vertical recording format for enhanced density on compatible drives and detects all overrun and underrun conditions in real time. Drive control registers allow configuration of data rate (250–2000 kbps), drive select, step rate, and write precompensation - ensuring full compatibility with legacy floppy subsystems.
Can the infrared interface of the FDC37C672-MT be used for both IrDA 1.1 communication and Consumer IR remote control?
Yes, the FDC37C672-MT's infrared subsystem supports both IrDA 1.1 data communication and Consumer IR remote control protocols within a single hardware block. It includes dedicated circuitry for TEMIC/HP modules, SHARP ASK encoding, and general-purpose Consumer IR signal reception/transmission - all managed through shared 128-byte FIFO and programmable timing registers. This dual-mode capability allows the same physical IR port to handle bidirectional data exchange (e.g., PDA sync) and unidirectional remote command reception without external components.
FDC37C672-MT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 100-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- Keyboard Controller
- Interface:
- ISA Host
- Voltage - Supply:
- -
- Supplier Device Package:
- 100-QFP (14x14)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
FDC37C672-MT FAQ
1.How can I place an order for FDC37C672-MT through Aetrix?
Please submit a Request for Quotation (RFQ) for FDC37C672-MT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FDC37C672-MT reliable?
The price and inventory of FDC37C672-MT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FDC37C672-MT is usually 5 days.
3.What payment methods are accepted for FDC37C672-MT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FDC37C672-MT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FDC37C672-MT?
FDC37C672-MT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FDC37C672-MT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FDC37C672-MT?
For technical support, including FDC37C672-MT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FDC37C672-MT requirements.
6.How does Aetrix verify that FDC37C672-MT is sourced from the original manufacturer or authorized distributors?
All FDC37C672-MT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FDC37C672-MT meets industry standards.
7.What is the process for return or replacement of FDC37C672-MT?
All FDC37C672-MT units undergo pre-shipment inspection (PSI). If there is an issue with FDC37C672-MT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FDC37C672-MT part is unused and in its original packaging.
Return procedure for FDC37C672-MT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FDC37C672-MT Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
