My Inquiry
My Account
Infineon Technologies FM25L04B-DG
- Part No.:
- FM25L04B-DG
- Manufacturer:
- Infineon Technologies
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
FM25L04B-DG.pdf
- Description:
- IC FRAM 4KBIT SPI 20MHZ 8DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,911
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FM25L04B-DG from Infineon Technologies (formerly Cypress) is a 4-Kbit serial SPI ferroelectric RAM (F-RAM) organized as 512 × 8, operating at up to 20 MHz with 2.7–3.6 V supply, 10¹⁴ read/write endurance, and 151-year data retention. It serves as a hardware-compatible nonvolatile memory replacement for serial EEPROM and flash in real-time data logging and industrial control systems.
For engineers reviewing the FM25L04B-DG datasheet, FM25L04B-DG pinout, FM25L04B-DG application, or FM25L04B-DG equivalent, key selection criteria include NoDelay™ write performance, SPI Mode 0/3 compatibility, hardware/software write protection, industrial temperature range (–40 °C to +85 °C), and SOIC-8/DFN-8 package options.
Technical Context
The FM25L04B-DG implements a synchronous SPI slave interface with zero-latency writes-data commits immediately after byte transfer without polling or internal write cycles. Its ferroelectric memory array eliminates erase-before-write overhead and supports full 512-byte address space access via 9-bit addressing (1 upper bit in opcode + 8 lower bits in address byte).
Write protection is enforced through dual-layer control: active-low WP pin for hardware lockout and software-configurable block protection (1/4, 1/2, or full array) via Status Register. The device lacks internal power management beyond POR, requiring stable VDD within tolerance during all operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8 bytes); enables compact, byte-addressable nonvolatile storage without page management. |
| SPI speed | Up to 20 MHz; supports high-throughput logging at ~2.5 MB/s theoretical burst rate. |
| Endurance | 10¹⁴ read/write cycles; sustains >27,000 writes/sec continuously for 10+ years in cyclic data capture. |
| Data retention | 151 years at +85 °C; guarantees integrity without refresh in sealed industrial enclosures. |
| Supply voltage | 2.7 V to 3.6 V; interoperable with 3.3 V microcontrollers without level shifting. |
| Operating temp | –40 °C to +85 °C; qualified for uncontrolled industrial environments including motor drives and PLC I/O modules. |
| Active current | 200 µA at 1 MHz; reduces average power in battery-backed sensor nodes. |
| Standby current | 3 µA (typ); enables ultra-low-power wake-on-CS operation in energy-constrained edge devices. |
Pinout & Package
FM25L04B-DG is available in an 8-pin SOIC package (3.9 mm × 4.9 mm, 1.27 mm pitch) with standard gull-wing leads. Pin functions are electrically and mechanically defined per JEDEC MS-012, supporting reflow soldering and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable; must fall before each opcode; places device in standby when HIGH, tristates SO. |
| SCK | Serial clock input | Synchronizes all I/O; rising edge latches SI, falling edge drives SO; supports 0–20 MHz with no minimum duty cycle. |
| SI | Serial input | Receives opcodes, addresses, and write data; must be driven to valid logic level even during idle to meet IDD specs. |
| SO | Serial output | Drives read data only during active read cycles; high-impedance otherwise, including during HOLD assertion. |
| WP | Write protect input | Hardware lock: LOW disables all writes (including Status Register); must tie to VDD if unused. |
| HOLD | Operation suspend input | Pauses ongoing read/write when LOW; requires SCK = LOW during transition; must tie to VDD if unused. |
| VSS | Ground reference | System ground return; must connect directly to low-impedance PCB plane for noise immunity. |
| VDD | Power supply | 2.7–3.6 V primary supply; no internal regulation-external decoupling (0.1 µF ceramic) required at pin. |
Key Features
| Feature | Design Value |
|---|---|
| NoDelay™ write architecture | Eliminates write latency and polling loops-byte commits instantly upon SI reception, enabling deterministic timing-critical logging. |
| Ferroelectric memory process | Enables 100 trillion write cycles and 151-year retention without wear leveling or ECC overhead. |
| Dual-mode SPI interface | Supports both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), ensuring drop-in compatibility with diverse MCU SPI peripherals. |
| Configurable write protection | Combines hardware (WP pin) and software (Status Register block lock) to prevent accidental overwrites in field-deployed firmware. |
| Low-voltage industrial operation | Guaranteed functionality across full 2.7–3.6 V range and –40 °C to +85 °C, suitable for automotive body control and factory automation. |
Applications
| Smart Meter Data Logging | Industrial PLC I/O Configuration |
|---|---|
Use Scenario: Capturing time-stamped utility consumption data every 1–5 seconds under battery backup. IC Role / Device Role / Timing Role: Nonvolatile scratchpad storing rolling 72-hour history with guaranteed write success at bus speed. Use Value: Eliminates risk of data loss during power fail events due to zero-write-delay and no erase cycles. | Use Scenario: Storing calibrated sensor offsets, module identification, and runtime configuration in modular I/O bases. IC Role / Device Role / Timing Role: Configuration EEPROM replacement with instant write commit on parameter change. Use Value: Enables hot-swap-safe reconfiguration without system freeze or timeout handling. |
| Medical Device Event Buffer | Automotive Body Control Module |
Use Scenario: Recording diagnostic fault codes and timestamped physiological alarms in portable monitors. IC Role / Device Role / Timing Role: High-reliability event log with 10¹⁴ endurance to survive repeated clinical recalibration cycles. Use Value: Meets IEC 62304 Class C software requirements for persistent state storage without wear-out concerns. | Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Nonvolatile user preference storage updated on button press with immediate persistence. Use Value: Prevents profile corruption during ignition cycling due to guaranteed atomic write completion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial nonvolatile memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MB85RS4MT (Fujitsu) | 4-Mbit F-RAM, same 20 MHz SPI, but 3.0–3.6 V only; no HOLD pin; 10¹³ endurance. | Larger density suits firmware patch storage; lacks HOLD for interruptible transfers. | Select when higher capacity is needed and HOLD is unused; verify VDD margin compatibility. |
| AT25SF041 (Adesto/Dialog) | 4-Mbit serial flash, 105 MHz Quad SPI, but 10⁵ endurance, 20 ms page program time, requires erase. | Better throughput for code storage; unsuitable for frequent small writes due to latency and wear. | Choose only for infrequent configuration updates where density outweighs write-cycle constraints. |
Compared with MB85RS4MT and AT25SF041, FM25L04B-DG uniquely balances 4-Kbit granularity, 10¹⁴ endurance, and true zero-delay writes-making it optimal for sub-second data capture where reliability and determinism supersede density or raw bandwidth.
Availability
FM25L04B-DG is available at Aetrix Electronics and suitable for smart meter data logging, industrial PLC I/O configuration, medical device event buffering, and automotive body control module design requiring stable component supply and long-term lifecycle support.
Supply support for FM25L04B-DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies is a global semiconductor leader headquartered in Munich, Germany, delivering power management, sensing, connectivity, and security solutions for industrial, automotive, and IoT applications.
FM25L04B-DG belongs to Infineon's F-RAM product line, engineered specifically for applications demanding rapid, reliable, and low-power nonvolatile data storage without the limitations of flash or EEPROM endurance and latency.
FAQ
Is FM25L04B-DG pin-compatible with standard SPI EEPROMs like AT25040?
Yes-FM25L04B-DG uses identical SOIC-8 pinout and SPI command set (WREN, WRDI, RDSR, WRSR, READ, WRITE) as AT25040, enabling direct PCB-level replacement without layout changes. However, FM25L04B-DG omits the "Write In Progress" bit and requires no polling, simplifying firmware integration.
Does FM25L04B-DG require external pull-up resistors on SO or SI lines?
No-SO is actively driven during reads and tristated otherwise; SI is CMOS input with no pull requirement. External pull-ups are unnecessary and may violate VIH/VIL thresholds. Only WP and HOLD require tie-to-VDD if unused, per datasheet guidance.
What is the impact of the documented errata regarding WEL bit behavior at addresses 0x100–0x1FF?
The Write Enable Latch (WEL) bit remains set after writes to memory locations 0x100–0x1FF, requiring explicit WRDI before subsequent writes to those addresses. This does not affect reliability or data integrity-it only mandates strict adherence to WREN/WRDI sequence in firmware for that address block.
Can FM25L04B-DG operate reliably at 2.5 V supply?
No-FM25L04B-DG is specified only for 2.7 V to 3.6 V operation. At 2.5 V, tVSL (CS setup time) and tVSH (CS hold time) exceed limits, and internal logic may fail to latch commands correctly. Systems with 2.5 V rails require level translation or alternative F-RAM with wider VDD range.
FM25L04B-DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- F-RAM™
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FRAM
- Technology:
- FRAM (Ferroelectric RAM)
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (4x4.5)
FM25L04B-DG FAQ
1.How can I place an order for FM25L04B-DG through Aetrix?
Please submit a Request for Quotation (RFQ) for FM25L04B-DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FM25L04B-DG reliable?
The price and inventory of FM25L04B-DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FM25L04B-DG is usually 5 days.
3.What payment methods are accepted for FM25L04B-DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FM25L04B-DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FM25L04B-DG?
FM25L04B-DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FM25L04B-DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FM25L04B-DG?
For technical support, including FM25L04B-DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FM25L04B-DG requirements.
6.How does Aetrix verify that FM25L04B-DG is sourced from the original manufacturer or authorized distributors?
All FM25L04B-DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FM25L04B-DG meets industry standards.
7.What is the process for return or replacement of FM25L04B-DG?
All FM25L04B-DG units undergo pre-shipment inspection (PSI). If there is an issue with FM25L04B-DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FM25L04B-DG part is unused and in its original packaging.
Return procedure for FM25L04B-DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FM25L04B-DG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
