Infineon Technologies FM25L04B-GATR
- Part No.:
- FM25L04B-GATR
- Manufacturer:
- Infineon Technologies
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
FM25L04B-GATR.pdf
- Description:
- IC FRAM 4KBIT SPI 10MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,856
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FM25L04B-GATR from Cypress Semiconductor is an automotive-grade 4-Kbit (512 × 8) serial SPI ferroelectric RAM (F-RAM) with NoDelay™ write capability, 1013 read/write endurance, and AEC-Q100 Grade 1 qualification (–40 °C to +125 °C). It operates at up to 10 MHz SPI clock, supports modes 0 and 3, and delivers immediate byte-write completion without polling-ideal for real-time data logging in engine control units and battery management systems.
For engineers reviewing the FM25L04B-GATR datasheet, FM25L04B-GATR pinout, FM25L04B-GATR application, or FM25L04B-GATR equivalent, key selection criteria include guaranteed automotive temperature operation, hardware/software write protection, zero-latency writes, and direct SPI drop-in compatibility with serial EEPROM and flash in safety-critical embedded systems.
Technical Context
The FM25L04B-GATR implements a synchronous SPI slave interface with dual-mode support (0 and 3), where inputs are latched on the rising SCK edge and outputs driven on the falling edge. Its internal architecture integrates a 512 × 8 F-RAM array, nonvolatile status register, and dedicated control logic for opcode decoding, address counting, and write-enable latch management.
Write operations execute atomically at bus speed-no internal write cycle delay-and are confirmed by status register WIP bit clearing immediately after byte transfer. The device lacks internal power management beyond POR, requiring strict VDD regulation (3.0–3.6 V) and external handling of chip-select sequencing and HOLD timing constraints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4-Kbit (512 × 8 bytes); enables compact storage of calibration tables or fault logs without external address multiplexing. |
| SPI speed | Up to 10 MHz; supports high-throughput data capture at ≤100 ns per bit, eliminating bottlenecks in CAN/FlexRay-synchronized logging. |
| Endurance | 1013 read/write cycles; sustains >100 years of continuous 100-Hz logging at automotive ECU duty cycles. |
| Data retention | 121 years at +85 °C; ensures firmware parameter integrity over full vehicle lifecycle without refresh. |
| Operating temp | –40 °C to +125 °C (Automotive-E); qualified per AEC-Q100 Grade 1 for under-hood deployment. |
| Supply voltage | 3.0 V to 3.6 V; compatible with standard automotive 3.3 V rail without level-shifting. |
| Active current | 200 µA at 1 MHz; reduces microcontroller subsystem power budget impact during frequent write bursts. |
Pinout & Package
FM25L04B-GATR is housed in an 8-pin small outline integrated circuit (SOIC) package with gull-wing leads, RoHS-compliant finish, and JEDEC MS-012AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable; must fall before each opcode; places device in standby (6 µA) when high. |
| SCK | Serial clock input | Synchronizes all I/O; rising edge latches SI, falling edge drives SO; supports 0–10 MHz with arbitrary pauses. |
| SI | Serial input | Receives opcodes, addresses, and write data; must be driven to valid logic level at all times for IDD compliance. |
| SO | Serial output | Drives read data and status bits; tristated during writes, HOLD, or CS high. |
| WP | Write protect input | Hardware lock: pulls low to disable all writes including status register; tie to VDD if unused. |
| HOLD | Bus hold input | Suspends ongoing read/write when pulled low while SCK is low; resumes on next CS falling edge. |
| VSS | Ground | System reference return; must connect directly to PCB ground plane for noise immunity. |
| VDD | Power supply | 3.0–3.6 V nominal; requires local 100 nF decoupling; unregulated operation risks data corruption. |
Key Features
| Feature | Design Value |
|---|---|
| NoDelay™ write | Byte writes complete within one SPI frame (≤1 µs at 10 MHz); eliminates software polling and timeout logic. |
| Ferroelectric process | Enables 1013 endurance and 121-year retention without wear leveling or block management firmware. |
| Dual SPI mode support | Operates in Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1); interoperable with diverse MCU SPI peripherals. |
| Multi-layer write protection | Combines hardware (WP pin), software (WREN/WRDI), and block-level (1/4, 1/2, full array) locking for secure configuration storage. |
| Automotive qualification | AEC-Q100 Grade 1 certified with full temperature range testing, HTOL, and ESD robustness per ISO 10605. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing real-time sensor calibration offsets and fault codes during active engine operation. IC Role / Device Role / Timing Role: Nonvolatile scratchpad memory interfacing directly to MCU SPI port with sub-microsecond write latency. Use Value: Prevents data loss during ignition cycling or brown-out events due to instantaneous write commit and 121-year retention. | Use Scenario: Logging radar fusion timestamps and camera exposure metadata for post-crash analysis. IC Role / Device Role / Timing Role: High-endurance buffer for burst-mode acquisition synchronized to CAN FD message triggers. Use Value: Sustains 10 kHz write bursts over 15-year vehicle life without degradation-unachievable with EEPROM. |
| Battery Management System (BMS) | Electronic Power Steering (EPS) |
Use Scenario: Recording cell voltage history and thermal derating events across charge/discharge cycles. IC Role / Device Role / Timing Role: SPI-connected event logger with hardware WP pin tied to safety controller for tamper-resistant storage. Use Value: Guarantees write success even during transient voltage dips (3.0 V min), avoiding state corruption in ISO 26262 ASIL-B contexts. | Use Scenario: Storing torque sensor zero-point compensation values updated during factory calibration and field relearn. IC Role / Device Role / Timing Role: Secure configuration store with software-block protection covering critical 64-byte calibration region. Use Value: Enables safe in-field updates without risk of accidental overwrite of operational parameters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile serial memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MB85RS4MT-FPNSE | 4-Mbit FRAM (vs. 4-Kbit); 40 MHz SPI; same AEC-Q100 Grade 1 rating but larger density and higher speed. | Requires firmware adaptation for address space expansion; suited for multi-sensor fusion log buffers. | Select when >4-Kbit capacity or >10 MHz throughput is required; not pin-compatible. |
| AT25DF041A-SHB-T | 4-Mbit serial NOR flash; 85 MHz; requires 25 ms erase/write cycles; no endurance guarantee beyond 100k cycles. | Needs wear-leveling and polling; unsuitable for high-frequency logging; lower cost per bit. | Choose only for static firmware storage where write frequency <100×/day; avoid for dynamic data. |
Compared with MB85RS4MT-FPNSE and AT25DF041A-SHB-T, FM25L04B-GATR uniquely balances automotive qualification, ultra-high endurance, and true zero-latency writes at minimal density-making it optimal for safety-critical parameter storage where reliability outweighs capacity or raw speed.
Availability
FM25L04B-GATR is available at Aetrix Electronics and suitable for engine control units, battery management systems, advanced driver assistance systems, and electronic power steering modules requiring stable component supply across extended automotive production lifecycles.
Supply support for FM25L04B-GATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) designs high-reliability semiconductor solutions for automotive, industrial, and IoT applications, with emphasis on embedded memory and programmable systems.
FM25L04B-GATR belongs to Cypress's automotive F-RAM product line, engineered specifically to replace serial EEPROM and flash in safety-critical systems demanding deterministic write performance and long-term data integrity.
FAQ
What is the maximum SPI clock frequency supported by FM25L04B-GATR?
The FM25L04B-GATR supports SPI clock frequencies up to 10 MHz across its full automotive temperature range (–40 °C to +125 °C), with timing validated per AC switching characteristics in Rev. *E datasheet. Operation above 10 MHz is not characterized and may result in data corruption or command rejection.
How does the HOLD pin function during an active memory operation?
When HOLD is pulled LOW while SCK is LOW, the FM25L04B-GATR suspends the current read or write operation, ignores subsequent SCK and CS transitions, and maintains SO in tristate. The operation resumes automatically upon the next CS falling edge, with no data loss or status corruption.
Is FM25L04B-GATR pin-compatible with standard SPI EEPROMs like AT25040?
Yes-FM25L04B-GATR uses identical 8-pin SOIC packaging and matches the pinout (CS, SCK, SI, SO, WP, HOLD, VSS, VDD) of industry-standard SPI EEPROMs. It accepts the same opcodes (0x02, 0x03, 0x06, 0x04) and requires no PCB redesign for drop-in replacement.
Does FM25L04B-GATR require external high-voltage programming circuitry?
No-FM25L04B-GATR performs all writes at standard VDD (3.0–3.6 V) with no external voltage pumps or programming pulses. Its ferroelectric memory cells switch polarization states using normal I/O signaling, eliminating HV generators, charge pumps, and associated reliability concerns.
FM25L04B-GATR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- F-RAM™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FRAM
- Technology:
- FRAM (Ferroelectric RAM)
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
FM25L04B-GATR FAQ
1.How can I place an order for FM25L04B-GATR through Aetrix?
Please submit a Request for Quotation (RFQ) for FM25L04B-GATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FM25L04B-GATR reliable?
The price and inventory of FM25L04B-GATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FM25L04B-GATR is usually 5 days.
3.What payment methods are accepted for FM25L04B-GATR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FM25L04B-GATR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FM25L04B-GATR?
FM25L04B-GATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FM25L04B-GATR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FM25L04B-GATR?
For technical support, including FM25L04B-GATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FM25L04B-GATR requirements.
6.How does Aetrix verify that FM25L04B-GATR is sourced from the original manufacturer or authorized distributors?
All FM25L04B-GATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FM25L04B-GATR meets industry standards.
7.What is the process for return or replacement of FM25L04B-GATR?
All FM25L04B-GATR units undergo pre-shipment inspection (PSI). If there is an issue with FM25L04B-GATR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FM25L04B-GATR part is unused and in its original packaging.
Return procedure for FM25L04B-GATR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FM25L04B-GATR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

