Texas Instruments FPC402RHUT
- Part No.:
- FPC402RHUT
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-WFQFN Exposed Pad
- Datasheet:
-
FPC402RHUT.pdf
- Description:
- IC INTERFACE SPECIALIZED 56WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FPC402RHUT from Texas Instruments is a quad-port low-speed signal aggregator IC designed for SFP, QSFP, QSFP-DD, OSFP, and Mini-SAS HD pluggable module management. It consolidates I²C, status inputs (IN_A/B/C), and control outputs (OUT_A/B/C/D) across four ports into a single host interface-supporting either I²C up to 1 MHz or SPI up to 10 MHz-and enables placement under press-fit connectors on the PCB bottom side. It delivers programmable LED blinking/dimming, broadcast writes across cascaded devices, and prefetch of user-specified module registers.
For engineers reviewing the FPC402RHUT datasheet, FPC402RHUT pinout, FPC402RHUT application, or FPC402RHUT equivalent, this device addresses port-count scalability in high-density switch/router line cards, eliminates discrete I²C muxes and FPGA-based control logic, reduces routing congestion via localized port-side signal handling, and supports hot-plug-aware system management with interrupt-driven event reporting.
Technical Context
The FPC402RHUT implements a dual-domain architecture: a downstream I²C master per port (100/400 kHz compliant with SFF-8431/8436/8449) and an upstream configurable host interface (I²C or SPI). It integrates dedicated input de-glitching (30–50 µs pulse suppression on IN_* pins) and programmable interrupt generation triggered by user-defined port events (e.g., MOD_ABS, Tx_Fault, Rx_LOS).
Its GPIO[3:0] and four output banks per port (OUT_A/B/C/D) support flexible signal mapping: OUT_A drives Tx_Disable/ResetL, OUT_B controls RS/LPMode, while OUT_C/OUT_D provide current-limited, dimmable LED drivers with active-low polarity and built-in blink timing-enabling full status indication without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Ports | 4 independent pluggable module interfaces (SFP/QSFP/OSFP/Mini-SAS HD) |
| Host Interface | I²C up to 1 MHz (Fast-mode Plus) or SPI up to 10 MHz-selected by PROTOCOL_SEL pin |
| Downstream I²C | Four independent 100/400-kHz masters per port; 3.3-V tolerant, open-drain MOD_SCL/MOD_SDA |
| Supply Voltages | VDD1 = 3.3 V ±5%; VDD2 = 1.8 V to 3.3 V ±5%-enables mixed-voltage host I/O compatibility |
| LED Control | OUT_C/OUT_D per port support programmable blink rate, dimming, and active-low LED drive (≥33 Ω series resistor required) |
| Interrupt & Prefetch | HOST_INT_N open-drain output triggers on configurable port events; automatic prefetch of up to 8 user-selected module registers |
| Operating Range | –40°C to +85°C ambient; junction temperature up to +125°C; RθJB = 6.5°C/W for thermal design |
Pinout & Package
Package: WQFN-56 (RHU), 5.00 mm × 11.00 mm, thermally enhanced die attach pad (DAP = GND). Designed for bottom-side PCB placement beneath press-fit connectors to minimize trace length and layer count.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MOD_SCL[0–3] | Downstream I²C clock (open-drain) | Drives SCL for each of four ports; requires external 2–5 kΩ pullup to VDD1 |
| MOD_SDA[0–3] | Downstream I²C data (open-drain) | Bi-directional SDA per port; 3.3-V LVCMOS tolerant; same pullup requirement as MOD_SCL |
| CTRL1–CTRL4 | Configurable host interface signals | I²C mode: SCL/SDA/SET_ADDR_N/ADDR_DONE_N; SPI mode: SCK/SS_N/MOSI/MISO |
| IN_A[0–3] | Port status input A | Mod_ABS (SFP) or ModPrsL (QSFP); weak internal pullup; 30–50 µs input glitch filter |
| OUT_C[0–3] | LED control output C | Active-low green LED driver per port; enabled/high at power-up; supports dimming & blink |
| OUT_D[0–3] | LED control output D | Active-low yellow LED driver per port; same features as OUT_C; ≥33 Ω series resistor required |
| PROTOCOL_SEL | Interface selection strap | Float/High = I²C; GND = SPI; weak internal pullup; determines CTRL[4:1] function mapping |
| HOST_INT_N | Open-drain interrupt output | Asserts low on programmable port events; supports wired-OR with multiple FPC402RHUT devices |
Key Features
| Feature | Design Value |
|---|---|
| Quad-port I²C aggregation | Replaces four discrete I²C buses with one host interface-reducing FPGA/CPLD I/O count and PCB routing layers |
| Broadcast write capability | Simultaneous register writes across all ports and all cascaded FPC402RHUT devices via single host command |
| Programmable LED control | Per-port OUT_C/OUT_D outputs support software-configurable blink period, duty cycle, and brightness-eliminating external LED controllers |
| Automatic register prefetch | Preloads up to eight user-defined module registers (e.g., DOM, identifier, alarm flags) into local RAM for low-latency host reads |
| Hot-plug ready signaling | Dedicated IN_A/B/C inputs with deglitching detect module insertion/removal, fault conditions, and loss-of-signal without host polling |
Applications
| Optical Switch Fabric Management | ToR Aggregation Switch Control |
|---|---|
Use Scenario: High-port-count top-of-rack switches managing 32–56 QSFP-DD/OSFP uplinks with real-time module health monitoring. IC Role / Device Role / Timing Role: FPC402RHUT aggregates low-speed I²C and status signals from all ports, presenting unified register map to host MCU over SPI, enabling deterministic polling intervals and interrupt-driven fault response. Use Value: Reduces host-side I/O count by >75%, cuts PCB layer count by eliminating routed I²C stubs, and lowers BOM cost by removing discrete I²C muxes and LED drivers. |
Use Scenario: Data center leaf-spine fabric where line cards require scalable port management without increasing FPGA gate count. IC Role / Device Role / Timing Role: FPC402RHUT serves as distributed port controller-each unit manages four adjacent ports, with cascaded units sharing one SPI bus and HOST_INT_N net for synchronized event reporting. Use Value: Enables modular line card design supporting 16–56 ports using identical FPC402RHUT layout; eliminates custom CPLD firmware per port count variant. |
| Wireless Baseband Unit (BBU) | Video Transport Router |
Use Scenario: 5G macro base stations with distributed RRUs connected via CPRI/eCPRI optical links requiring per-module diagnostics and thermal throttling. IC Role / Device Role / Timing Role: FPC402RHUT monitors Rx_LOS, Tx_Fault, and temperature registers in SFP+ modules, triggering HOST_INT_N on threshold violations for immediate host intervention. Use Value: Provides deterministic <60 ms power-on reset (TPOR) and sub-100 µs interrupt latency-critical for meeting 5G fronthaul SLA requirements. |
Use Scenario: Broadcast-grade SDI-over-fiber video routers with 16–32 QSFP28 ports needing per-link status indication and hot-swap detection. IC Role / Device Role / Timing Role: FPC402RHUT drives green/yellow LEDs per port (OUT_C/OUT_D) with synchronized blink patterns indicating link lock, signal loss, or configuration mismatch. Use Value: Eliminates need for external LED sequencers; supports field-upgradable blink profiles via host SPI writes to LED control registers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-port pluggable module management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FPC401RHUT | Supports only MSA-defined I²C addresses (0xA0, 0xA2); no broadcast write or prefetch; identical pinout and package | Limited to legacy SFP/SFP+ systems with fixed address schemes; not suitable for QSFP-DD/OSFP with extended addressing | Select FPC401RHUT only when address space is constrained and advanced features like prefetch or multi-device sync are unnecessary. |
| MAX5980ATJ+ | Single-port hot-swap controller with integrated PMBus interface; no LED control or multi-port aggregation | Targets power sequencing and fault protection-not low-speed signal aggregation or status monitoring | Choose MAX5980ATJ+ for per-port 12V/3.3V rail control; use FPC402RHUT when managing I²C, GPIO, and LED signals across ≥4 ports. |
Compared with FPC401RHUT, FPC402RHUT adds full I²C address flexibility, broadcast capability, and register prefetch-making it essential for next-gen multi-rate optical modules. Against MAX5980ATJ+, FPC402RHUT addresses a fundamentally different function: signal aggregation versus power control-neither is substitutable without redesigning the port management architecture.
Availability
FPC402RHUT is available at Aetrix Electronics and suitable for ToR switch design, wireless infrastructure baseband units, and video transport routers requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for FPC402RHUT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in interface, power management, and signal chain technologies for industrial, communications, and enterprise systems.
The FPC402RHUT belongs to TI's pluggable module controller product line, engineered specifically to simplify high-port-count optical interconnect management in networking and telecom infrastructure-reducing FPGA resource usage and PCB complexity.
FAQ
What host interface protocols does the FPC402RHUT support?
The FPC402RHUT supports two mutually exclusive host-side interfaces selected by the PROTOCOL_SEL pin: Inter-Integrated Circuit (I²C) up to 1 MHz Fast-mode Plus, or Serial Peripheral Interface (SPI) up to 10 MHz. In I²C mode, CTRL1–CTRL4 function as SCL, SDA, SET_ADDR_N, and ADDR_DONE_N; in SPI mode, they become SCK, SS_N, MOSI, and MISO. The FPC402RHUT does not support concurrent operation of both protocols.
How does the FPC402RHUT handle LED control for optical module status indication?
The FPC402RHUT provides dedicated OUT_C[0–3] and OUT_D[0–3] outputs per port, configured as active-low LED drivers with programmable blink rate, duty cycle, and dimming level. Each output requires a minimum 33 Ω series resistor and supports up to 18 mA sink current. These outputs are enabled and driven high at power-up-ensuring safe default state before host configuration.
Can multiple FPC402RHUT devices be synchronized for coordinated LED behavior?
Yes-when operating in SPI mode, the SPI_LED_SYNC pin (pin 30) must be connected across all FPC402RHUT devices to ensure synchronized LED blinking and dimming. In I²C mode, synchronization is achieved automatically via shared bus timing and broadcast commands; no external connection is needed. This enables uniform status indication across 56 ports using up to 14 cascaded FPC402RHUT units.
What is the power-on reset timing requirement for reliable FPC402RHUT initialization?
The FPC402RHUT requires a minimum TPOR (power-on reset time) of 30 ms after VDD1 reaches ≥3.135 V. During this interval, both port-side I²C masters and host-side interfaces remain non-operational. Host communication must wait until TPOR completes and EN is asserted (or left floating). If VDD2 ramps slower than VDD1, TPOR begins only after both supplies stabilize.
Does the FPC402RHUT support hot-plug detection for pluggable optical modules?
Yes-the FPC402RHUT integrates dedicated low-speed inputs IN_A[0–3], IN_B[0–3], and IN_C[0–3] with built-in 30–50 µs deglitch filtering to reliably detect module insertion/removal (Mod_ABS/ModPrsL), transmit faults (Tx_Fault/IntL), and receive loss-of-signal (Rx_LOS). These inputs trigger programmable interrupts via HOST_INT_N, enabling zero-polling hot-plug management in systems like ToR switches and BBUs.
FPC402RHUT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- I2C
- Voltage - Supply:
- 1.8V ~ 3.3V
- Supplier Device Package:
- 56-WQFN (5x11)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
FPC402RHUT FAQ
1.How can I place an order for FPC402RHUT through Aetrix?
Please submit a Request for Quotation (RFQ) for FPC402RHUT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FPC402RHUT reliable?
The price and inventory of FPC402RHUT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FPC402RHUT is usually 5 days.
3.What payment methods are accepted for FPC402RHUT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FPC402RHUT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FPC402RHUT?
FPC402RHUT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FPC402RHUT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FPC402RHUT?
For technical support, including FPC402RHUT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FPC402RHUT requirements.
6.How does Aetrix verify that FPC402RHUT is sourced from the original manufacturer or authorized distributors?
All FPC402RHUT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FPC402RHUT meets industry standards.
7.What is the process for return or replacement of FPC402RHUT?
All FPC402RHUT units undergo pre-shipment inspection (PSI). If there is an issue with FPC402RHUT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FPC402RHUT part is unused and in its original packaging.
Return procedure for FPC402RHUT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FPC402RHUT Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

