NXP Semiconductors FS32K118BRT0VLHR
- Part No.:
- FS32K118BRT0VLHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K118BRT0VLHR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,592
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K118BRT0VLHR from NXP Semiconductors is an automotive-grade Arm® Cortex-M0+ microcontroller designed for safety-critical body electronics and powertrain control. It operates at up to 48 MHz, supports -40 °C to 105 °C ambient temperature, integrates 128 KB flash with ECC, 25 KB SRAM (including FlexRAM), and features CSEc cryptographic engine, 12-bit ADC, and FlexCAN interface.
For engineers reviewing the FS32K118BRT0VLHR datasheet, FS32K118BRT0VLHR pinout, FS32K118BRT0VLHR application, or FS32K118BRT0VLHR equivalent, this page delivers verified technical context, package mapping, functional alternatives, and design-meaning specifications - all grounded in NXP's S32K1xx Rev. 15 datasheet and orderable part number list.
Technical Context
The FS32K118BRT0VLHR implements an Arm Cortex-M0+ core with Thumb®-2 ISA, 1.25 DMIPS/MHz performance, and integrated NVIC, FPU, and debug infrastructure (SWD/JTAG, ITM, DWT). It supports five power modes (HSRUN, RUN, STOP, VLPR, VLPS) with PMC-controlled clock gating and low-power peripheral operation.
Its memory subsystem includes 128 KB program flash with ECC, 2 KB FlexNVM for EEPROM emulation, 25 KB on-chip SRAM (comprising 21 KB main SRAM + 4 KB FlexRAM), and 2 KB code cache. Analog resources comprise one 12-bit SAR ADC (1 Msps, up to 32 channels), one analog comparator with integrated 8-bit DAC, and dedicated voltage reference inputs (VREFH/VREFL).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, Thumb-2 ISA, 1.25 DMIPS/MHz - enables deterministic real-time control with minimal code footprint |
| Max Clock Frequency | 48 MHz (FIRC-based) - sufficient for LIN, CAN, sensor fusion, and body control without PLL complexity |
| Flash Memory | 128 KB with ECC - ensures ASIL-B compliant program integrity and field-update resilience |
| SRAM | 25 KB total (21 KB main + 4 KB FlexRAM) - supports dual-bank operation and EEPROM emulation without external storage |
| ADC | 12-bit SAR, 1 Msps, up to 32 channels - meets automotive sensor sampling requirements for temperature, pressure, and position sensing |
| FlexCAN Interface | 1x CAN 2.0B controller (no FD) - provides robust, fault-tolerant communication for body domain networks |
| Operating Temperature | -40 °C to +105 °C (V-grade) - validated for under-hood and cabin-mounted automotive modules |
| Supply Voltage | 2.7 V to 5.5 V - compatible with 12 V battery systems including cold-crank (down to 2.7 V) |
Pinout & Package
FS32K118BRT0VLHR is housed in a 48-pin LQFP package (10 mm × 10 mm, 0.5 mm pitch), RoHS-compliant and moisture-sensitive level 3. Pin assignments are defined per the S32K11x IO Signal Description multiplexing sheet and match other 48-pin LQFP variants in the S32K11x family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital supply rails | Must be shorted on PCB with local decoupling; VREFH ≤ VDDA + 0.1 V ensures ADC accuracy across temp/voltage |
| PTA0–PTA31, PTB0–PTB10 | GPIO bank A/B | Up to 43 configurable I/Os with interrupt capability - supports wake-up, LIN transceiver control, and switch monitoring |
| RTC_CLKIN | Real-time counter input | Accepts 32.768 kHz crystal or external clock - enables battery-backed timekeeping for sleep/wake scheduling |
| CAN0_TX / CAN0_RX | FlexCAN differential signal pair | Direct connection to ISO 11898-2 transceiver; no external termination required on MCU side |
| SWD_DIO / SWD_CLK | Serial Wire Debug interface | 2-pin debug access supporting flash programming, breakpoint, and trace - eliminates need for full JTAG connector |
Key Features
| Feature | Design Value |
|---|---|
| Cryptographic Services Engine (CSEc) | Hardware-accelerated AES-128, SHA-256, RNG, and key management - enables secure boot and OTA firmware updates without CPU overhead |
| System MPU | NXP-implemented crossbar-level memory protection unit - enforces ASIL-B isolation between core, DMA, and peripherals without Arm Core MPU |
| Low-Power Timer (LPTMR) | 16-bit counter with flexible prescaler and wake-from-VLPS capability - allows precise timing during ultra-low-power sleep states |
| FlexIO Module | 8-pin programmable interface supporting UART, SPI, I2C, PWM, or custom protocols - replaces discrete logic in cost-sensitive designs |
| Error-Correcting Code (ECC) | On-flash and on-SRAM - detects and corrects single-bit errors, prevents silent data corruption in safety-critical runtime variables |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
|
Use Scenario: Centralized control of lighting, window lift, mirror adjustment, and door lock actuation in modern vehicle architectures. IC Role / Device Role / Timing Role: Primary MCU executing LIN slave stacks, PWM motor drivers, and GPIO-based switch scanning with <100 µs response latency. Use Value: Integrated FlexCAN and LPUART eliminate external protocol translators; 48 MHz clock ensures deterministic execution of multi-sensor polling loops. |
Use Scenario: Localized intelligence inside vehicle doors for anti-pinch detection, window position tracking, and proximity sensing. IC Role / Device Role / Timing Role: Real-time sensor fusion hub using ADC inputs from Hall sensors and potentiometers, coupled with LPTMR-triggered wake-on-event. Use Value: 12-bit ADC resolution and on-chip FlexRAM enable accurate position interpolation without external memory; -40 °C to 105 °C rating covers full automotive thermal envelope. |
| Engine Coolant Heater Control | Seat Occupancy Detection |
|
Use Scenario: Closed-loop thermal management for 48 V mild-hybrid coolant heaters, requiring precise PWM-driven relay control and temperature feedback. IC Role / Device Role / Timing Role: Safety-monitored controller running ASIL-B software partitions, with watchdog supervision and ECC-protected flash for heater fault logging. Use Value: CSEc enables encrypted event logging; WDOG/EWM dual-watchdog architecture satisfies ISO 26262 diagnostic coverage requirements. |
Use Scenario: Capacitive or resistive seat pad sensing for occupant classification and airbag deployment logic in front passenger seats. IC Role / Device Role / Timing Role: Analog front-end processor converting raw electrode signals via ADC, applying digital filtering, and communicating status over LIN. Use Value: Single 12-bit ADC module with hardware averaging and trigger mux support reduces BOM count; FlexRAM stores calibration coefficients persistently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K116BRT0VLHR | 128 KB flash, 25 KB SRAM, same 48-pin LQFP package, but only 43 GPIOs and no FlexIO module | Limited peripheral set - suitable for simpler LIN nodes without protocol emulation needs | Select when FlexIO, CSEc, or additional ADC channels are not required; lower cost entry point in same footprint |
| MC9S12XEP100MALR | Legacy S12X 16-bit core, 50 MHz max, no CSEc, no ECC, 1 MB flash, 80-pin LQFP | Higher pin count, legacy toolchain, no ASIL-B ready safety features | Choose only for brownfield migration where existing S12X codebase and tooling must be retained |
Compared with S32K116BRT0VLHR, FS32K118BRT0VLHR adds FlexIO and CSEc while retaining identical memory size and package - making it optimal for next-gen LIN/CAN nodes needing security or custom interface emulation. Versus MC9S12XEP100MALR, it delivers modern Arm safety architecture, lower power, and smaller footprint at higher integration density.
Availability
FS32K118BRT0VLHR is available at Aetrix Electronics and suitable for automotive body electronics, powertrain auxiliary control, and industrial motor drive applications requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 qualification.
Supply support for FS32K118BRT0VLHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in secure microcontrollers and radar processing.
The S32K1xx family - including FS32K118BRT0VLHR - was engineered specifically for ASIL-B automotive body and powertrain control, emphasizing functional safety, low-power operation, and seamless integration with AUTOSAR and ISO 26262 workflows.
FAQ
What is the maximum operating frequency of the FS32K118BRT0VLHR?
The FS32K118BRT0VLHR operates at up to 48 MHz using the Fast Internal RC oscillator (FIRC). It does not support the HSRUN mode (112 MHz) or SPLL-based frequencies found in M4F-based S32K14x devices. This 48 MHz limit is confirmed in the S32K1xx feature comparison table and ordering guide for K11x series parts with 'L' speed grade.
Does the FS32K118BRT0VLHR support CAN-FD?
No, the FS32K118BRT0VLHR includes one FlexCAN module compliant with CAN 2.0B only. CAN-FD support is exclusive to S32K14x and S32K14xW devices (e.g., K144/K146) and requires specific ordering option 'F' or 'A1'. The FS32K118BRT0VLHR datasheet explicitly lists "1x FlexCAN (CAN 2.0B)" under its peripheral summary.
What package type and pin count does FS32K118BRT0VLHR use?
FS32K118BRT0VLHR uses a 48-pin LQFP package (10 mm × 10 mm, 0.5 mm pitch), as indicated by the 'LH' in its part number per NXP's ordering guide. This matches the pinout and footprint of other 48-pin S32K11x variants like S32K116BRT0VLHR, enabling direct PCB compatibility within the family.
Is the FS32K118BRT0VLHR qualified for automotive applications?
Yes, FS32K118BRT0VLHR is AEC-Q100 qualified for Grade 2 (-40 °C to +105 °C), as confirmed by its 'V' temperature grade suffix and inclusion in the S32K1xx automotive MCU family. Its design incorporates ECC, system MPU, dual watchdogs (WDOG/EWM), and ISO 26262-ready safety mechanisms targeting ASIL-B compliance.
Can FS32K118BRT0VLHR execute CSEc cryptographic operations in HSRUN mode?
No - the FS32K118BRT0VLHR does not support HSRUN mode at all, as it is based on the Cortex-M0+ core with a maximum 48 MHz clock. However, CSEc operations are fully supported in RUN mode. The datasheet warning about CSEc restriction in HSRUN applies only to M4F-based S32K14x devices; FS32K118BRT0VLHR safely executes CSEc at its rated 48 MHz.
FS32K118BRT0VLHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 25K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K118BRT0VLHR FAQ
1.How can I place an order for FS32K118BRT0VLHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K118BRT0VLHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K118BRT0VLHR reliable?
The price and inventory of FS32K118BRT0VLHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K118BRT0VLHR is usually 5 days.
3.What payment methods are accepted for FS32K118BRT0VLHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K118BRT0VLHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K118BRT0VLHR?
FS32K118BRT0VLHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K118BRT0VLHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K118BRT0VLHR?
For technical support, including FS32K118BRT0VLHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K118BRT0VLHR requirements.
6.How does Aetrix verify that FS32K118BRT0VLHR is sourced from the original manufacturer or authorized distributors?
All FS32K118BRT0VLHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K118BRT0VLHR meets industry standards.
7.What is the process for return or replacement of FS32K118BRT0VLHR?
All FS32K118BRT0VLHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K118BRT0VLHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K118BRT0VLHR part is unused and in its original packaging.
Return procedure for FS32K118BRT0VLHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K118BRT0VLHR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

