NXP Semiconductors FS32K144HRT0VLHT
- Part No.:
- FS32K144HRT0VLHT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K144HRT0VLHT.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K144HRT0VLHT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN operation, and integrated CSEc security engine. It features dual 12-bit ADCs (32-channel total), three FlexCAN modules (CAN-FD capable), and operates across -40 °C to +105 °C for body control module and powertrain sensor interface applications.
For engineers reviewing the FS32K144HRT0VLHT datasheet, FS32K144HRT0VLHT pinout, FS32K144HRT0VLHT application, or FS32K144HRT0VLHT equivalent, this page delivers verified specifications, package mapping, functional alternatives, and design-critical timing/security constraints - including mandatory RUN-mode execution for CSEc operations and EEPROM emulation.
Technical Context
The FS32K144HRT0VLHT implements a dual-core-capable architecture with Arm Cortex-M4F core (112 MHz HSRUN / 80 MHz RUN) and optional M0+ co-processor support in family variants. Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for data flash/EEPROM emulation, and 256 KB SRAM with ECC - all protected by NXP's system-level MPU at the AXBS-Lite crossbar switch.
Peripheral integration centers on safety-critical automotive interfaces: three FlexCAN modules (ISO 11898-1 CAN-FD), up to three LPSPI/LPI2C/LPUART modules with DMA, eight FlexTimer modules (64 PWM/IC/OC channels), and IEEE 1588-capable Ethernet MAC. Clocking relies on SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with mode-specific constraints - e.g., CSEc and EEPROM writes require RUN mode (80 MHz), not HSRUN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - Supports direct connection to automotive battery rails with brown-out immunity down to 2.7 V in all operating modes. |
| CPU Core | Arm Cortex-M4F with FPU - Enables real-time motor control algorithms and floating-point signal processing without external coprocessor. |
| Max Clock Frequency | 112 MHz (HSRUN mode) - Delivers 140 DMIPS performance for high-speed sensor fusion and closed-loop actuation. |
| Flash Memory | 2 MB with ECC - Provides ASIL-B compliant code storage with single-bit error correction and double-bit error detection. |
| SRAM | 256 KB with ECC - Ensures data integrity for safety-critical variables and stack operations in automotive ECUs. |
| ADC | Two 12-bit SAR ADCs, up to 32 channels total - Enables simultaneous sampling of multiple analog sensors (e.g., temperature, pressure, current) at 1 Msps per module. |
| FlexCAN Modules | Three, CAN-FD capable - Supports multi-bus vehicle networks with mixed legacy CAN and high-bandwidth FD traffic on separate controllers. |
| Security Engine | Cryptographic Services Engine (CSEc) - Implements SHE-compliant AES-128, SHA-256, RNG, and secure boot key management. |
Pinout & Package
FS32K144HRT0VLHT is housed in a 144-pin LQFP package (16 × 16 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignment follows NXP's standardized S32K14x footprint, supporting full peripheral routing including three independent CAN transceivers, dual ADC inputs, and 156 GPIOs (144 usable in this package).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital supply rails | Must be decoupled individually; VDD–VDDA differential ≤ ±0.1 V ensures ADC accuracy and I/O noise immunity. |
| RESET_B | Active-low reset input | Asynchronous, glitch-filtered reset source compatible with external watchdogs and power sequencers. |
| CAN0_TX / CAN0_RX | FlexCAN0 differential bus interface | Direct connection to ISO 11898-2 transceiver; supports bit rates up to 5 Mbps in CAN-FD mode. |
| ADC0_SE0–ADC0_SE31 | Analog input channels (Bank 0) | 32 dedicated pins for single-ended ADC0 sampling; configurable as GPIO when unused. |
| FTM0_CH0–FTM0_CH7 | FlexTimer0 PWM/IC/OC outputs | Eight hardware-timed outputs for motor gate drive, LED dimming, or encoder capture with <100 ns jitter. |
| JTAG_TMS / SWD_DIO | Debug interface signals | Shared SWD/JTAG pins enable in-circuit debugging and flash programming via standard ARM debug probes. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | System MPU, ECC on flash/SRAM, CRC module, and dual-clock domain watchdogs (WDOG + EWM) meet ISO 26262 requirements for fault containment. |
| Flexible Power Management | Five low-power modes (HSRUN/RUN/STOP/VLPR/VLPS) with sub-μA STOP current and wake-up latency <5 μs from VLPS using LPTMR or GPIO. |
| QuadSPI with HyperBus™ | Enables seamless expansion of code or data space using external NOR/NAND flash or PSRAM at up to 133 MHz DDR rates. |
| FlexIO Module | Configurable logic block supporting UART, SPI, I2C, LIN, PWM, or custom protocols - eliminates need for external protocol bridge ICs. |
| Real-Time Counter (RTC) | 32-bit calendar timer with 32.768 kHz crystal input and tamper-detection capability for secure time-stamping in telematics and logging. |
| 128-bit Unique ID | Factory-programmed serial number used for device authentication, secure key derivation, and anti-cloning in OTA update systems. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Main application MCU executing AUTOSAR BSW and application software with deterministic response to LIN/CAN commands. Use Value: 156 GPIOs and three LPUARTs enable direct LIN slave interfacing; CSEc secures firmware updates against unauthorized reprogramming. |
Use Scenario: Real-time torque assist calculation and motor phase control in steer-by-wire and column-assist EPS systems. IC Role / Device Role / Timing Role: Safety-critical controller running ASIL-B motor control loops with 112 MHz HSRUN mode for <10 μs loop times. Use Value: Dual 12-bit ADCs sample motor current and position sensors simultaneously; FlexTimers generate precise 3-phase PWM with dead-time insertion. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Vehicle Gateway / Domain Controller |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS ECU. IC Role / Device Role / Timing Role: High-throughput data concentrator with LPSPI/LPI2C for sensor interfacing and FlexCAN for ECU communication. Use Value: QuadSPI interface connects to external image buffer memory; LPIT and LPTMR provide synchronized timestamping for sensor fusion. |
Use Scenario: Secure bridging between CAN FD, Ethernet, and LIN domains in zonal or domain-based vehicle architectures. IC Role / Device Role / Timing Role: Firewall and protocol translator enforcing message filtering, rate limiting, and cryptographic validation. Use Value: CSEc performs AES-GCM encryption on Ethernet frames; three independent FlexCAN modules isolate critical powertrain, chassis, and infotainment buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144HRT0MLHT | Same silicon, M-grade (-40 °C to +125 °C ambient), requires RUN mode (80 MHz) for all CSEc/EEPROM operations. | Targeted for under-hood applications with higher ambient temperature tolerance but lower max clock in safety-critical contexts. | Select when thermal environment exceeds 105 °C and CSEc usage is infrequent; verify thermal derating for 112 MHz operation. |
| S32K146HRT0VLHT | Higher memory: 2 MB flash + 512 KB SRAM; adds second 10/100 Mbps Ethernet MAC and extra SAI audio interface. | Required for gateway applications needing dual Ethernet ports or audio streaming alongside CAN FD. | Choose when expanding network bandwidth or adding voice interface capability; note larger 176-pin LQFP footprint and increased power consumption. |
Compared with FS32K144HRT0VLHT, the S32K144HRT0MLHT trades peak frequency headroom for extended temperature range, while the S32K146HRT0VLHT adds Ethernet and SRAM capacity at the cost of board area and BOM complexity - making FS32K144HRT0VLHT the optimal balance for mid-tier automotive control nodes requiring security, CAN-FD, and real-time ADC/PWM without over-provisioning.
Availability
FS32K144HRT0VLHT is available at Aetrix Electronics and suitable for body control modules, electric power steering units, and ADAS sensor hubs requiring stable component supply across automotive production lifecycles.
Supply support for FS32K144HRT0VLHT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ASIL-certified microcontrollers and hardware security.
The S32K1xx product line was designed specifically for automotive electronic control units requiring functional safety (ISO 26262), security (SHE/CSEc), and real-time performance - targeting body, chassis, and ADAS domains.
FAQ
What is the maximum operating frequency of the FS32K144HRT0VLHT, and under what conditions is it guaranteed?
The FS32K144HRT0VLHT achieves 112 MHz in HSRUN mode, guaranteed across -40 °C to +105 °C ambient temperature with 2.7–5.5 V supply. However, CSEc cryptographic operations and EEPROM emulation must execute in RUN mode (80 MHz) - attempting them at 112 MHz triggers error flags and requires mode transition. This constraint is enforced in hardware and documented in the S32K1xx Data Sheet Rev. 15.
Does the FS32K144HRT0VLHT support CAN-FD, and how many CAN interfaces does it include?
Yes, the FS32K144HRT0VLHT integrates three FlexCAN modules, each supporting ISO 11898-1 CAN-FD with data rates up to 5 Mbps. All three controllers operate independently with dedicated message buffers, enabling concurrent communication on powertrain, chassis, and body networks - confirmed in the S32K1xx Feature Comparison table and supported by pin-mapped CAN0–CAN2 signals in the 144-pin LQFP package.
What memory protection mechanisms are implemented in the FS32K144HRT0VLHT?
The FS32K144HRT0VLHT employs NXP's system-level Memory Protection Unit (MPU) at the AXBS-Lite crossbar switch - not the Arm core MPU - granting per-master (CPU, DMA, Ethernet) access rights to memory regions. Combined with ECC on 2 MB flash and 256 KB SRAM, and a dedicated CRC module, this satisfies ASIL-B requirements for memory integrity and unauthorized access prevention as defined in ISO 26262.
Can the FS32K144HRT0VLHT operate from a 3.3 V supply, and are there voltage limitations for analog peripherals?
Yes, the FS32K144HRT0VLHT operates from 2.7 V to 5.5 V, fully supporting 3.3 V nominal supply. However, analog peripherals (ADC, CMP, DAC) require VDDA = VDD ±0.1 V and VREFH ≤ VDDA + 0.1 V - meaning at 3.3 V, VREFH must not exceed 3.4 V. These constraints ensure specified 12-bit ADC accuracy and comparator linearity, per Table 3 in the S32K1xx Data Sheet.
What debug interfaces does the FS32K144HRT0VLHT support, and are they accessible in all power modes?
The FS32K144HRT0VLHT supports Serial Wire Debug (SWD) and JTAG via shared pins (SWD_DIO, SWD_CLK, TMS, TCK, TDO, TRST_B), with full debug visibility in RUN, HSRUN, and STOP modes. Debug Watchpoint and Trace (DWT), Instrumentation Trace Macrocell (ITM), and Flash Patch and Breakpoint (FPB) are active during active debugging - though trace output requires SWO pin and is disabled in VLPR/VLPS modes per the S32K1xx Reference Manual.
FS32K144HRT0VLHT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K144HRT0VLHT FAQ
1.How can I place an order for FS32K144HRT0VLHT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K144HRT0VLHT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K144HRT0VLHT reliable?
The price and inventory of FS32K144HRT0VLHT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K144HRT0VLHT is usually 5 days.
3.What payment methods are accepted for FS32K144HRT0VLHT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K144HRT0VLHT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K144HRT0VLHT?
FS32K144HRT0VLHT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K144HRT0VLHT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K144HRT0VLHT?
For technical support, including FS32K144HRT0VLHT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K144HRT0VLHT requirements.
6.How does Aetrix verify that FS32K144HRT0VLHT is sourced from the original manufacturer or authorized distributors?
All FS32K144HRT0VLHT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K144HRT0VLHT meets industry standards.
7.What is the process for return or replacement of FS32K144HRT0VLHT?
All FS32K144HRT0VLHT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K144HRT0VLHT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K144HRT0VLHT part is unused and in its original packaging.
Return procedure for FS32K144HRT0VLHT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K144HRT0VLHT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

