NXP Semiconductors FS32K144HRT0VLLT
- Part No.:
- FS32K144HRT0VLLT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
FS32K144HRT0VLLT.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,843
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K144HRT0VLLT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and support for HSRUN mode at 112 MHz. It integrates CSEc security engine, dual 12-bit ADCs (up to 32 channels), three FlexCAN modules (CAN-FD capable), and operates across -40 °C to +105 °C ambient temperature. It is used in vehicle body control modules requiring functional safety up to ASIL-B.
For engineers reviewing the FS32K144HRT0VLLT datasheet, FS32K144HRT0VLLT pinout, FS32K144HRT0VLLT application, or FS32K144HRT0VLLT equivalent, key selection considerations include its 144-pin LQFP package, 112 MHz HSRUN/80 MHz RUN dual-frequency operation, CAN-FD interface count, CSEc cryptographic acceleration, and mandatory mode switching (to RUN) for EEPROM/CSEc writes - all critical for automotive ECU timing and safety-critical firmware updates.
Technical Context
The FS32K144HRT0VLLT implements a dual-core-capable architecture with Arm Cortex-M4F core featuring single-precision FPU and DSP extensions, paired with configurable NVIC and debug infrastructure including SWD, ITM, DWT, and TPIU. Its memory subsystem includes ECC-protected 2 MB flash, 256 KB SRAM, 64 KB FlexNVM for EEPROM emulation, and 4 KB FlexRAM.
Power management is handled by PMC supporting five modes: HSRUN (112 MHz), RUN (80 MHz), STOP, VLPR, and VLPS - with explicit restrictions that CSEc execution and EEPROM operations are prohibited in HSRUN mode and require transition to RUN mode. Clocking relies on SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL (up to 112 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with FPU and DSP extensions - enables real-time motor control and sensor fusion algorithms |
| Max Frequency | 112 MHz in HSRUN mode; 80 MHz in RUN mode - defines deterministic timing budget for safety-critical tasks |
| Flash / SRAM | 2 MB program flash + 256 KB SRAM, both with ECC - ensures data integrity in automotive environments per ISO 26262 |
| ADC | Dual 12-bit SAR ADCs, up to 32 total channels @ 1 Msps - supports multi-sensor acquisition in body domain ECUs |
| FlexCAN | Three modules, CAN-FD capable (ISO 11898-1) - enables high-bandwidth diagnostics and gateway functions |
| Security | Cryptographic Services Engine (CSEc) compliant with SHE spec - accelerates AES, SHA, RNG for secure boot and OTA updates |
| Package | 144-pin LQFP (16 × 16 mm, 0.5 mm pitch) - provides high I/O count (up to 156 GPIO) with standard PCB assembly compatibility |
| Temp Range | -40 °C to +105 °C ambient (V-grade) - qualified for under-hood and cabin-mounted automotive applications |
Pinout & Package
FS32K144HRT0VLLT is housed in a 144-pin LQFP package (16 mm × 16 mm, 0.5 mm pitch), RoHS-compliant, with exposed thermal pad. Pinout conforms to S32K14x family layout; full signal mapping requires reference to the S32K144-specific IO Signal Description sheet in the Reference Manual.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital supply rails | Must be decoupled locally; VDD/VDDA differential ≤ ±0.1 V ensures ADC accuracy and I/O robustness |
| RESET_B | Active-low reset input | Asynchronous, level-sensitive; initiates cold start or recovery from fault conditions |
| SWD_CLK / SWD_IO | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality, trace, and secure programming |
| CAN0_TX / CAN0_RX | First FlexCAN differential pair | Requires external CAN transceiver; supports bit rates up to 5 Mbps in CAN-FD mode |
| ADC0_SE0–ADC0_SE31 | Analog input channels (bank 0) | Up to 32 dedicated pins for analog sensing; shared with GPIO when not configured as ADC inputs |
| FTM0_CH0–FTM0_CH7 | FlexTimer channel outputs | Configurable as PWM, input capture, or output compare - used for LED dimming or motor phase control |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B capable architecture | System MPU, ECC on flash/SRAM, CRC module, and WDOG/EWM enable ISO 26262-compliant system design |
| Flexible power modes | Five distinct low-power states (HSRUN/RUN/STOP/VLPR/VLPS) with configurable wake-up sources - reduces ECU standby current to µA range |
| QuadSPI with HyperBus™ | Enables direct XIP execution from external NOR flash - eliminates boot latency and expands code space beyond on-chip limits |
| FlexIO peripheral | 8-pin programmable interface supporting UART, SPI, I2C, LIN, PWM, or custom protocols - replaces discrete glue logic in legacy designs |
| Real-time debugging | ITM + DWT + TPIU + MTB provide cycle-accurate trace, stimulus injection, and non-intrusive profiling - critical for timing validation |
| EEPROM emulation | 64 KB FlexNVM + 4 KB FlexRAM support wear-leveling and atomic write/erase - eliminates need for external serial EEPROM |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
Use Scenario: Centralized management of lighting, windows, locks, and mirrors in modern vehicles. IC Role / Device Role / Timing Role: Main application MCU executing ASW, managing LIN/CAN communication, and driving PWM-controlled loads. Use Value: 156 GPIOs and three CAN-FD interfaces allow consolidation of multiple legacy modules into one compact ECU with reduced BOM cost. |
Use Scenario: Intelligent door node handling window lift, mirror fold, anti-pinch, and proximity detection. IC Role / Device Role / Timing Role: Real-time motor control MCU with precise PWM timing (via FTM), ADC-based current sensing, and LIN slave communication. Use Value: Dual 12-bit ADCs and 8 FTM modules enable simultaneous sampling and motor phase control without external ICs. |
| Gateway ECU | Chassis Domain Controller |
Use Scenario: Protocol translation between CAN-FD, LIN, and Ethernet domains in zonal architectures. IC Role / Device Role / Timing Role: High-throughput message router with time-triggered scheduling and firewall logic. Use Value: Three FlexCAN modules + 10/100 Mbps Ethernet MAC + CSEc enable secure, low-latency bridging with hardware-accelerated crypto. |
Use Scenario: Integration of suspension control, brake assist, and steering feedback in entry-level chassis systems. IC Role / Device Role / Timing Role: Safety-monitored controller running ASW with lockstep monitoring via system MPU and ECC memory. Use Value: ASIL-B qualification path supported by built-in error detection (ECC, CRC), watchdogs (WDOG/EWM), and memory protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K146HRT0VLLT | 2 MB flash, 512 KB SRAM, same package - adds second Ethernet MAC and extra FlexCAN channel | Required for dual-network gateways or redundant chassis control paths | Select when additional Ethernet bandwidth or CAN redundancy is needed; otherwise FS32K144HRT0VLLT offers optimal cost/performance balance |
| S32K144HRT0MLLT | Identical silicon but M-grade (-40 °C to +125 °C); same 144-pin LQFP package | Targeted for under-hood applications exceeding 105 °C ambient (e.g., engine bay proximity) | Choose FS32K144HRT0MLLT only if extended temperature operation is required; FS32K144HRT0VLLT suffices for cabin/body locations |
Compared with S32K146HRT0VLLT and S32K144HRT0MLLT, the FS32K144HRT0VLLT delivers the highest integration density for V-grade automotive body control at minimal footprint - retaining full CAN-FD, CSEc, and ASIL-B capability while avoiding over-specification in memory or temperature range.
Availability
FS32K144HRT0VLLT is available at Aetrix Electronics and suitable for automotive body control modules, door electronics, gateway ECUs, and chassis domain controllers requiring stable component supply, long lifecycle support, and AEC-Q100 qualification.
Supply support for FS32K144HRT0VLLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in secure microcontrollers and radar processing.
The S32K1xx family - including FS32K144HRT0VLLT - was designed specifically for automotive electronic control units requiring functional safety (ASIL-B), security (SHE/CSEc), and real-time performance in harsh environments.
FAQ
What is the maximum operating frequency of the FS32K144HRT0VLLT, and under what conditions?
The FS32K144HRT0VLLT achieves 112 MHz in HSRUN mode and 80 MHz in RUN mode. HSRUN mode requires VDD ≥ 2.7 V and ambient temperature ≤ +105 °C; operation above 105 °C mandates RUN mode at 80 MHz. The device automatically transitions between modes based on configuration and safety requirements - FS32K144HRT0VLLT must drop to RUN mode for CSEc or EEPROM operations.
Does the FS32K144HRT0VLLT support CAN-FD, and how many interfaces are available?
Yes, the FS32K144HRT0VLLT integrates three FlexCAN modules, each supporting CAN-FD (ISO 11898-1) with data rates up to 5 Mbps. All three are fully functional in the 144-pin LQFP package, with dedicated TX/RX pins mapped to separate physical layers - enabling concurrent high-speed diagnostics, inter-ECU messaging, and gateway routing within FS32K144HRT0VLLT-based designs.
What memory protection mechanisms does the FS32K144HRT0VLLT provide for functional safety compliance?
The FS32K144HRT0VLLT implements NXP's system MPU (Memory Protection Unit) at the crossbar switch level, enforcing access rights per master (CPU, DMA, Ethernet). Combined with ECC on 2 MB flash and 256 KB SRAM, CRC module, WDOG, and EWM, it meets ASIL-B requirements per ISO 26262. These features are integral to FS32K144HRT0VLLT's safety case and validated in NXP's FMEDA reports.
Can the FS32K144HRT0VLLT execute cryptographic operations while running at 112 MHz?
No. The FS32K144HRT0VLLT prohibits CSEc (Cryptographic Services Engine) execution and EEPROM write/erase operations in HSRUN mode (112 MHz). Attempting these triggers error flags; the device must first transition to RUN mode (80 MHz) to safely perform security or non-volatile memory operations - a hard architectural constraint documented in the FS32K144HRT0VLLT datasheet.
What is the ADC resolution and channel count supported by the FS32K144HRT0VLLT?
The FS32K144HRT0VLLT includes two independent 12-bit SAR ADC modules, each supporting up to 32 analog input channels (64 total possible, with pin multiplexing constraints). Each ADC achieves 1 Msps conversion rate with configurable sample time, hardware triggering, and DMA support - enabling synchronized multi-sensor acquisition critical in FS32K144HRT0VLLT-based body control applications.
FS32K144HRT0VLLT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K144HRT0VLLT FAQ
1.How can I place an order for FS32K144HRT0VLLT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K144HRT0VLLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K144HRT0VLLT reliable?
The price and inventory of FS32K144HRT0VLLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K144HRT0VLLT is usually 5 days.
3.What payment methods are accepted for FS32K144HRT0VLLT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K144HRT0VLLT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K144HRT0VLLT?
FS32K144HRT0VLLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K144HRT0VLLT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K144HRT0VLLT?
For technical support, including FS32K144HRT0VLLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K144HRT0VLLT requirements.
6.How does Aetrix verify that FS32K144HRT0VLLT is sourced from the original manufacturer or authorized distributors?
All FS32K144HRT0VLLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K144HRT0VLLT meets industry standards.
7.What is the process for return or replacement of FS32K144HRT0VLLT?
All FS32K144HRT0VLLT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K144HRT0VLLT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K144HRT0VLLT part is unused and in its original packaging.
Return procedure for FS32K144HRT0VLLT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K144HRT0VLLT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

