NXP Semiconductors FS32K144UAT0VLHR
- Part No.:
- FS32K144UAT0VLHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K144UAT0VLHR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K144UAT0VLHR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and support for HSRUN mode at 112 MHz. It integrates CSEc security engine, dual 12-bit ADCs (up to 32 channels), three FlexCAN modules (CAN-FD capable), and operates across -40 °C to 105 °C ambient temperature. It is used in body control modules requiring functional safety up to ASIL-B.
For engineers reviewing the FS32K144UAT0VLHR datasheet, FS32K144UAT0VLHR pinout, FS32K144UAT0VLHR application, or FS32K144UAT0VLHR equivalent, key selection considerations include its 144-pin LQFP package, HSRUN/RUN power mode switching requirement for CSEc/EEPROM operations, CAN-FD interface count, FlexIO protocol emulation capability, and ISO 26262-compliant safety features.
Technical Context
The FS32K144UAT0VLHR implements a dual-core-capable architecture with Arm Cortex-M4F core (112 MHz HSRUN, 80 MHz RUN) and optional M0+ co-processor support via software configuration. Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for EEPROM emulation, and 256 KB SRAM with ECC - all protected by NXP's system MPU at the crossbar switch level.
Peripheral integration centers on automotive real-time requirements: three FlexCAN modules (all CAN-FD enabled), eight FlexTimer modules (64 PWM/IC/OC channels), LPIT/LPTMR timers, and low-power communication interfaces (LPUART, LPSPI, LPI2C) with DMA support. Clocking relies on SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with RTC_CLKIN input for 32.768 kHz timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with single-precision FPU and DSP extension; enables deterministic real-time control with floating-point math. |
| Max Clock Speed | 112 MHz in HSRUN mode; requires mode switch to 80 MHz RUN mode for CSEc or EEPROM write/erase operations. |
| Flash / SRAM | 2 MB program flash + 64 KB FlexNVM (EEPROM emulation) + 256 KB SRAM - all with ECC for ASIL-B compliance. |
| ADC | Dual 12-bit SAR ADCs, each supporting up to 32 analog inputs at 1 Msps; enables high-resolution sensor acquisition in chassis systems. |
| FlexCAN Channels | Three independent FlexCAN modules, all supporting CAN-FD per ISO 11898-1; allows multi-domain vehicle networking (powertrain, chassis, body). |
| Package | 144-pin LQFP (16 × 16 mm, 0.5 mm pitch); pin-compatible with other S32K14x devices in same package footprint. |
| Operating Temp | -40 °C to +105 °C ambient (V-grade); junction limit 125 °C in HSRUN mode, enabling under-hood deployment. |
Pinout & Package
FS32K144UAT0VLHR is housed in a 144-pin LQFP package (16 mm × 16 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per I/O signal multiplexing in the S32K1xx Reference Manual; pin assignments vary by peripheral enablement and configuration registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog/digital supply rails | Must be shorted on PCB with local decoupling; VDDA/VREFH define ADC accuracy and dynamic range. |
| RESET_B | Active-low reset input | Asynchronous reset assertion forces device into reset state; supports external watchdog or EWM recovery. |
| SWD_DIO / SWD_CLK | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality including trace (ITM, TPIU) and breakpoint control. |
| CAN0_TX / CAN0_RX | FlexCAN Channel 0 differential pair | Direct connection to external CAN transceiver; supports bit rates up to 5 Mbps in CAN-FD mode. |
| ADC0_SE0–ADC0_SE31 | Analog input channels (Bank 0) | Up to 32 single-ended inputs shared across GPIO pins; configurable trigger sources include PDB, LPIT, or software. |
| FLEXIO0_DATA0–FLEXIO0_DATA7 | FlexIO parallel data bus | Configurable 8-bit parallel interface for UART/I2C/SPI/PWM emulation; supports custom protocol timing via state machine. |
Key Features
| Feature | Design Value |
|---|---|
| Cryptographic Services Engine (CSEc) | Hardware-accelerated AES-128/256, SHA-256, RNG, and secure boot; requires RUN mode (80 MHz) execution - not supported in HSRUN. |
| System Memory Protection Unit (MPU) | NXP's crossbar-level MPU enforces access rights per master (CPU, DMA, Ethernet); prevents unauthorized memory access across safety domains. |
| Low-Power Mode Flexibility | Five power modes (HSRUN, RUN, STOP, VLPR, VLPS); VLPS enables <1.5 µA current draw with RTC wake-up - ideal for always-on gateway nodes. |
| FlexTimer Module (FTM) | Eight independent 16-bit FTM modules, offering up to 64 channels for PWM generation, input capture, or quadrature decoding in motor control. |
| QuadSPI with HyperBus™ | Supports x4 DDR interface to external NOR/NAND flash or RAM; enables XIP execution and fast code/data streaming for OTA update buffers. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Primary MCU executing ASIL-B safety-critical logic, managing LIN/CAN communication, and driving high-side/low-side switches via GPIO and PWM. Use Value: Dual ADCs monitor current-sense feedback from motor drivers; FlexCAN interfaces with gateway and sensor clusters; CSEc secures firmware updates. |
Use Scenario: Real-time torque assist calculation and motor phase control in steer-by-wire and column-assist EPS systems. IC Role / Device Role / Timing Role: Safety-certified controller running motor FOC algorithms, sampling resolver/sensor data at >10 kHz, and generating precise 3-phase PWM outputs. Use Value: 112 MHz HSRUN mode delivers deterministic loop timing; FTM modules generate synchronized 3-phase PWM with dead-time insertion; ECC memory ensures runtime integrity. |
| Vehicle Gateway | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: Protocol translation and message routing between CAN FD, LIN, and Ethernet domains in zonal E/E architectures. IC Role / Device Role / Timing Role: High-throughput communication hub with concurrent FlexCAN, LPI2C, and 10/100 Mbps Ethernet MAC handling time-critical diagnostics and OTA traffic. Use Value: Three CAN-FD channels isolate domains; IEEE 1588 timestamping enables synchronized logging; FlexIO emulates legacy protocols during transition phases. |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS domain controller. IC Role / Device Role / Timing Role: Real-time sensor fusion node performing filtering, calibration, and CAN FD packetization using hardware accelerators (CSEc, CRC, DMA). Use Value: LPIT and LPTMR provide sub-microsecond timer resolution for sensor synchronization; QuadSPI interfaces with external image buffer memory; ECC protects sensor metadata. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144UAT0VLHT | Tape-and-reel variant (R) vs. tray (T); identical electrical and functional specs; differs only in packaging format. | No application impact; both suitable for automated SMT assembly. | Select FS32K144UAT0VLHR for reel-based production lines requiring continuous feeding. |
| S32K146UAT0VLHR | Higher memory: 2 MB flash + 512 KB SRAM (vs. 256 KB); adds fourth FlexCAN channel and second SAI module. | Better suited for complex gateways or domain controllers needing extra CAN bandwidth or audio interface capability. | Choose S32K146UAT0VLHR when additional SRAM or CAN-FD channel count is required; otherwise FS32K144UAT0VLHR offers optimal cost/performance balance. |
Compared with FS32K144UAT0VLHR, the S32K144UAT0VLHT provides identical functionality in tray packaging, while the S32K146UAT0VLHR extends memory and peripheral count - making it appropriate for higher-tier gateway or domain controller roles where scalability matters more than BOM cost optimization.
Availability
FS32K144UAT0VLHR is available at Aetrix Electronics and suitable for automotive body control modules, electric power steering units, and vehicle gateway systems requiring stable component supply across extended product lifecycles.
Supply support for FS32K144UAT0VLHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The S32K1xx family is designed specifically for automotive electronic control units requiring ASIL-B functional safety compliance, robust security (CSEc), and real-time performance in harsh environments.
FAQ
What is the maximum operating frequency of the FS32K144UAT0VLHR, and under what conditions?
The FS32K144UAT0VLHR achieves a maximum operating frequency of 112 MHz in HSRUN mode. However, this mode prohibits execution of CSEc cryptographic operations or FlexNVM EEPROM writes/erases - those functions require switching to RUN mode at 80 MHz. The device automatically manages mode transitions via PMC registers, and clock tree configuration must align with voltage and temperature constraints specified in the datasheet.
Does the FS32K144UAT0VLHR support CAN-FD, and how many instances are available?
Yes, the FS32K144UAT0VLHR integrates three fully independent FlexCAN modules, all supporting CAN-FD per ISO 11898-1 with data rates up to 5 Mbps. Each module includes dedicated message RAM, acceptance filtering, and loopback/self-test capabilities. Pin assignment depends on the 144-pin LQFP package layout and I/O multiplexing configuration in the reference manual.
What safety certifications apply to the FS32K144UAT0VLHR?
The FS32K144UAT0VLHR is qualified to ISO 26262 up to ASIL-B for systematic and random hardware failures. It includes integrated safety mechanisms such as ECC on flash and SRAM, system MPU for memory access control, CRC acceleration, dual watchdogs (WDOG and EWM), and lockstep-capable peripherals. These features are documented in the S32K1xx Functional Safety Manual and certified by third-party assessment bodies.
How does the CSEc security engine function on the FS32K144UAT0VLHR?
The CSEc (Cryptographic Services Engine) on the FS32K144UAT0VLHR implements SHE-compliant functions including AES-128/256 encryption/decryption, SHA-256 hashing, true random number generation, and secure boot verification. It operates exclusively in RUN mode (80 MHz); attempting CSEc commands in HSRUN mode triggers error flags. Key storage uses internal fuses and volatile key registers protected by access control policies.
What is the purpose of FlexRAM in the FS32K144UAT0VLHR, and how is it configured?
FlexRAM in the FS32K144UAT0VLHR provides 4 KB of configurable memory that can be allocated as general-purpose SRAM or used for EEPROM emulation via the FlexNVM driver. Configuration is performed at runtime through FTFC command registers and persists across resets. When used for EEPROM emulation, it supports byte-level writes and wear leveling - critical for storing calibration data or configuration parameters in automotive ECUs.
FS32K144UAT0VLHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 112MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K144UAT0VLHR FAQ
1.How can I place an order for FS32K144UAT0VLHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K144UAT0VLHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K144UAT0VLHR reliable?
The price and inventory of FS32K144UAT0VLHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K144UAT0VLHR is usually 5 days.
3.What payment methods are accepted for FS32K144UAT0VLHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K144UAT0VLHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K144UAT0VLHR?
FS32K144UAT0VLHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K144UAT0VLHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K144UAT0VLHR?
For technical support, including FS32K144UAT0VLHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K144UAT0VLHR requirements.
6.How does Aetrix verify that FS32K144UAT0VLHR is sourced from the original manufacturer or authorized distributors?
All FS32K144UAT0VLHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K144UAT0VLHR meets industry standards.
7.What is the process for return or replacement of FS32K144UAT0VLHR?
All FS32K144UAT0VLHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K144UAT0VLHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K144UAT0VLHR part is unused and in its original packaging.
Return procedure for FS32K144UAT0VLHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K144UAT0VLHR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

